# B.E (CBCS) Open Electives List offered by EC/TC Board

## 5th Semester Open Electives List:

<table>
<thead>
<tr>
<th>SL No</th>
<th>Course Code</th>
<th>Course Title</th>
<th>Teaching Department(s)</th>
<th>Offering Department</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>15EC561</td>
<td>Automotive Electronics</td>
<td>EC/TC</td>
<td>EC/TC</td>
</tr>
<tr>
<td>2</td>
<td>15EC562</td>
<td>Object Oriented Programming Using C++</td>
<td>CS/IS/EC/TC/EE</td>
<td>EC/TC</td>
</tr>
<tr>
<td>3</td>
<td>15EC563</td>
<td>8051 Microcontroller</td>
<td>EC/TC</td>
<td>EC/TC</td>
</tr>
</tbody>
</table>

## 6th Semester Open Electives List:

<table>
<thead>
<tr>
<th>SL No</th>
<th>Course Code</th>
<th>Course Title</th>
<th>Teaching Department(s)</th>
<th>Offering Department</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>15EC661</td>
<td>Data Structures Using C++</td>
<td>CS/IS/EC/TC</td>
<td>EC/TC</td>
</tr>
<tr>
<td>2</td>
<td>15EC662</td>
<td>Power Electronics</td>
<td>EC/TC/EE</td>
<td>EC/TC</td>
</tr>
<tr>
<td>3</td>
<td>15EC663</td>
<td>Digital System Design using Verilog</td>
<td>EC/TC</td>
<td>EC/TC</td>
</tr>
</tbody>
</table>
5th Semester Open Electives Syllabus for the Courses offered by EC/TC Board

Automotive Electronics
B.E V Semester (Open Elective)
[As per Choice Based Credit System (CBCS) scheme]

<table>
<thead>
<tr>
<th>Subject Code</th>
<th>IA Marks</th>
<th>Exam Marks</th>
<th>Total Number of Lecture Hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>15EC561</td>
<td>20</td>
<td>80</td>
<td>40 (08 Hrs per Module)</td>
</tr>
</tbody>
</table>

CREDITS – 03

Course objectives: This course will enable students to:
- Understand the basics of automobile dynamics and design electronics to complement those features.
- Design and implement the electronics that attribute the reliability, safety, and smartness to the automobiles, providing add-on comforts.

Module-1


Module-2

RBT Level
L1, L2
### Module-3

**Digital Engine Control Systems** - Digital Engine control features, Control modes for fuel Control (Seven Modes), EGR Control, Electronic Ignition Control - Closed loop Ignition timing, Spark Advance Correction Scheme, Integrated Engine Control System - Secondary Air Management, Evaporative Emissions Canister Purge, Automatic System Adjustment, System Diagnostics. (Text 1: Chapter 7) (6 hours)

Control Units - Operating conditions, Design, Data processing, Programming, Digital modules in the Control unit, Control unit software. (Text 2: Pg. 196-207) (2 hours)

### Module-4

**Automotive Networking** - Bus Systems - Classification, Applications in the vehicle, Coupling of networks, Examples of networked vehicles (Text 2: Pg. 85-91), Buses - CAN Bus, LIN Bus, MOST Bus, Bluetooth, FlexRay, Diagnostic Interfaces. (Text 2: Pg. 92-151) (6 hours)

Vehicle Motion Control - Typical Cruise Control System, Digital Cruise Control System, Digital Speed Sensor, Throttle Actuator, Digital Cruise Control configuration, Cruise Control Electronics (Digital only), Antilock Brake System (ABS) (Text 1: Chapter 8) (2 hours)

### Module-5

**Automotive Diagnostics** - Timing Light, Engine Analyzer, On-board diagnostics, Off-board diagnostics, Expert Systems, Occupant Protection Systems - Accelerometer based Air Bag systems. (Text 1: Chapter 10) (2 hours)

L1, L2, L3

**Course Outcomes:** At the end of the course, students will be able to:
- Acquire an overview of automotive components, subsystems, and basics of Electronic Engine Control in today’s automotive industry.
- Use available automotive sensors and actuators while interfacing with microcontrollers / microprocessors during automotive system design.
- Understand the networking of various modules in automotive systems, communication protocols and diagnostics of the sub systems.
- Design and implement the electronics that attribute the reliability, safety, and smartness to the automobiles, providing add-on comforts and get fair idea on future Automotive Electronic Systems.

**Question paper pattern:**
- The question paper will have ten questions.
- Each full Question consisting of 16 marks.
- There will be 2 full questions (with a maximum of three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

**Text Books:**

# Object Oriented Programming Using C++

**B.E. V Semester (Open Elective)**

[As per Choice Based Credit System (CBCS) scheme]

<table>
<thead>
<tr>
<th>Subject Code</th>
<th>IA Marks</th>
<th>Exam Marks</th>
<th>80</th>
</tr>
</thead>
<tbody>
<tr>
<td>15EC562</td>
<td>10</td>
<td>20</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Number of Lecture Hours/Week</th>
<th>IA Marks</th>
<th>Exam Marks</th>
</tr>
</thead>
<tbody>
<tr>
<td>03</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Total Number of Lecture Hours</th>
<th>Exam Hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>40 (08 Hrs/ Module)</td>
<td>03</td>
</tr>
</tbody>
</table>

**CREDITS – 03**

**Course objectives:** This course will enable students to:

- Define Encapsulation, Inheritance and Polymorphism.
- Solve the problem with object oriented approach.
- Analyze the problem statement and build object oriented system model.
- Describe the characters and behavior of the objects that comprise a system.
- Explain function overloading, operator overloading and virtual functions.
- Discuss the advantages of object oriented programming over procedure oriented programming.

## Module -1

**Beginning with C++ and its features:**
What is C++?, Applications and structure of C++ program, Different Data types, Variables, Different Operators, expressions, operator overloading and control structures in C++ (Topics from Chap -2,3 of Text).

**RBT Level**
L1, L2

## Module -2

**Functions, classes and Objects:**
Functions, Inline function, function overloading, friend and virtual functions, Specifying a class, C++ program with a class, arrays within a class, memory allocation to objects, array of objects, members, pointers to members and member functions (Selected Topics from Chap-4,5 of Text).

**Level**
L1, L2, L3

## Module -3

**Constructors, Destructors and Operator overloading:**
Constructors, Multiple constructors in a class, Copy constructor, Dynamic constructor, Destructors, Defining operator overloading, Overloading Unary and binary operators, Manipulation of strings using operators (Selected topics from Chap-6, 7 of Text).

**Level**
L1, L2, L3

## Module -4

**Inheritance, Pointers, Virtual Functions, Polymorphism:**
Derived Classes, Single, multilevel, multiple inheritance.

**Level**
L1, L2, L3
Pointers to objects and derived classes, this pointer, Virtual and pure virtual functions (Selected topics from Chap-8,9 of Text).

<table>
<thead>
<tr>
<th>Module -5</th>
</tr>
</thead>
<tbody>
<tr>
<td>Streams and Working with files: C++ streams and stream classes, formatted and unformatted I/O operations, Output with manipulators, Classes for file stream operations, opening and closing a file, EOF (Selected topics from Chap-10, 11 of Text).</td>
</tr>
<tr>
<td>L1, L2, L3</td>
</tr>
</tbody>
</table>

Course Outcomes: At the end of the course, students will be able to:
- Explain the basics of Object Oriented Programming concepts.
- Apply the object initialization and destroy concept using constructors and destructors.
- Apply the concept of polymorphism to implement compile time polymorphism in programs by using overloading methods and operators.
- Use the concept of inheritance to reduce the length of code and evaluate the usefulness.
- Apply the concept of run time polymorphism by using virtual functions, overriding functions and abstract class in programs.
- Use I/O operations and file streams in programs.

Question paper pattern:
- The question paper will have ten questions.
- Each full Question consisting of 16 marks
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

Text Book:

Reference Book:
# 8051 Microcontroller

**B.E., V Semester (Open Elective)**

[As per Choice Based Credit System (CBCS) scheme]

<table>
<thead>
<tr>
<th>Subject Code</th>
<th>IA Marks</th>
<th>Number of Lecture Hours/Week</th>
<th>Exam Marks</th>
<th>Total Number of Lecture Hours</th>
<th>Exam Hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>15EC563</td>
<td></td>
<td>03</td>
<td>80</td>
<td>40 (08 Hrs/ Module)</td>
<td>03</td>
</tr>
</tbody>
</table>

**CREDITS – 03**

**Course objectives:** This course will enable students to:
- Understand the difference between a Microprocessor and a Microcontroller and embedded microcontrollers.
- Familiarize the basic architecture of 8051 microcontroller.
- Program 8051 microprocessor using Assembly Level Language and C.
- Understand the interrupt system of 8051 and the use of interrupts.
- Understand the operation and use of inbuilt Timers/Counters and Serial port of 8051.
- Interface 8051 to external memory and I/O devices using its I/O ports.

## Module -1

8051 Microcontroller:
- RBT Level: L1, L2

## Module -2

8051 Instruction Set: Addressing Modes, Data Transfer instructions, Arithmetic instructions, Logical instructions, Branch instructions, Bit manipulation instructions. Simple Assembly language program examples (without loops) to use these instructions.
- RBT Level: L1, L2

## Module -3

8051 Stack, I/O Port Interfacing and Programming: 8051 Stack, Stack and Subroutine instructions. Assembly language program examples on subroutine and involving loops - Delay subroutine, Factorial of an 8 bit number (result maximum 8 bit), Block move without overlap, Addition of N 8 bit numbers, Picking smallest/largest of N 8 bit numbers. Interfacing simple switch and LED to I/O ports to switch on/off LED with respect to switch status.
- RBT Level: L1, L2, L3

## Module -4

8051 Timers and Serial Port: 8051 Timers and Counters – Operation and Assembly language programming to generate a
- RBT Level: L1, L2, L3
pulse using Mode-1 and a square wave using Mode-2 on a port pin.

8051 Serial Communication- Basics of Serial Data Communication, RS-232 standard, 9 pin RS232 signals, Simple Serial Port programming in Assembly and C to transmit a message and to receive data serially.

Module 5

8051 Interrupts and Interfacing Applications: 8051 Interrupts. 8051 Assembly language programming to generate an external interrupt using a switch, 8051 C programming to generate a square waveform on a port pin using a Timer interrupt. Interfacing 8051 to ADC-0804, LCD and Stepper motor and their 8051 Assembly language interfacing programming.

Evaluation of Internal Assessment Marks:

It is suggested that at least a few simple programs to be executed by students using a simulation software or an 8051 microcontroller kit for better understanding of the course. This activity can be considered for the evaluation of 5 marks out of 20 Internal assessment marks, reserved for the other activities.

Course outcomes: At the end of the course, students will be able to:

- Explain the difference between Microprocessors & Microcontrollers, Architecture of 8051 Microcontroller, Interfacing of 8051 to external memory and Instruction set of 8051.
- Write 8051 Assembly level programs using 8051 instruction set.
- Explain the Interrupt system, operation of Timers/Counters and Serial port of 8051.
- Write 8051 Assembly language program to generate timings and waveforms using 8051 timers, to send & receive serial data using 8051 serial port and to generate an external interrupt using a switch.
- Write 8051 C programs to generate square wave on 8051 I/O port pin using interrupt and to send & receive serial data using 8051 serial port.
- Interface simple switches, simple LEDs, ADC 0804, LCD and Stepper Motor to 8051 using 8051 I/O ports.

Question paper pattern:

- The question paper will have ten questions.
- Each full Question consisting of 16 marks
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.
TEXT BOOKS:


REFERENCE BOOKS:

DATA STRUCTURE USING C++
B.E VI Semester (Open Elective)
[As per Choice Based Credit System (CBCS) Scheme]

<table>
<thead>
<tr>
<th>Course Code</th>
<th>IA Marks</th>
<th>Exam Marks</th>
<th>Exam Hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>15EC661</td>
<td>20</td>
<td>80</td>
<td>03</td>
</tr>
<tr>
<td>Number of Lecture Hours/Week</td>
<td>03</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Total Number of Lecture Hours</td>
<td>40 (08 Hrs per Module)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

CREDITS - 03

Course objectives: This course will enable students to
- Explain fundamentals of data structures and their applications essential for programming/problem solving
- Analyze Linear Data Structures: Stack, Queues, Lists
- Analyze Non Linear Data Structures: Trees
- Assess appropriate data structure during program development/Problem Solving

Module -1
INTRODUCTION: Functions and parameters, Dynamic memory allocation, Recursion.
LINEAR LISTS: Data objects and structures, Linear list data structures, Array Representation, Vector Representation, Singly Linked lists and chains. L1, L2

Module -2
ARRAYS AND MATRICS: Arrays, Matrices, Special matrices, Sparse matrices.
STACKS: The abstract data types, Array Representation, Linked Representation, Applications-Parenthesis Matching & Towers of Hanoi. L1, L2, L3

Module -3
QUEUES: The abstract data types, Array Representation, Linked Representation, Applications-Railroad car arrangement.
HASHING: Dictionaries, Linear representation, Hash table representation. L1, L2, L3

Module -4
BINARY AND OTHER TREES: Trees, Binary trees, Properties and representation of binary trees, Common binary tree operations, Binary tree traversal the ADT binary tree, ADT binary tree and the class linked binary tree. L1, L2, L3

Module -5
Priority Queues: Linear lists, Heaps, Applications-Heap Sorting. Search Trees: Binary search trees operations and implementation, Binary Search trees with duplicates. L1, L2, L3
Course outcomes: After studying this course, students will be able to:
- Acquire knowledge of Dynamic memory allocation, Various types of data structures, operations and algorithms and Sparse matrices and Hashing
- Understand non Linear data structures trees and their applications
- Design appropriate data structures for solving computing problems
- Analyze the operations of Linear Data structures: Stack, Queue and Linked List and their applications

Text Book:

Reference Books:

POWER ELECTRONICS
B.E., VI Semester (Open Elective)
[As per Choice Based Credit System (CBCS) scheme]

<table>
<thead>
<tr>
<th>Subject Code</th>
<th>IA Marks</th>
<th>15EC662</th>
<th>Exam Marks</th>
</tr>
</thead>
<tbody>
<tr>
<td>CREDITS – 03</td>
<td></td>
<td></td>
<td>03</td>
</tr>
</tbody>
</table>

Total Number of Lecture Hours

<table>
<thead>
<tr>
<th>Number of Lecture Hours/Week</th>
<th>Exam Marks</th>
</tr>
</thead>
<tbody>
<tr>
<td>03</td>
<td>80</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Total Number of Lecture Hours</th>
<th>Exam Hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>40 (08 Hours / Module)</td>
<td>03</td>
</tr>
</tbody>
</table>
Course Objectives: This course will enable students to
- Understand the working of various power devices.
- Study and analysis of thyristor circuits with different triggering techniques.
- Learn the applications of power devices in controlled rectifiers, converters and inverters.
- Study of power electronics circuits under different load conditions.

<table>
<thead>
<tr>
<th>Module 1</th>
<th>RBT Level</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Module 2</th>
<th>RBT Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thyristors - Introduction, Principle of Operation of SCR, Static Anode-Cathode Characteristics of SCR, Two transistor model of SCR, Gate Characteristics of SCR, Turn-ON Methods, Turn-OFF Mechanism, Turn-OFF Methods: Natural and Forced Commutation – Class A and Class B types, Gate Trigger Circuit: Resistance Firing Circuit, Resistance capacitance firing circuit. (Text 2)</td>
<td>L1, L2, L3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Module 3</th>
<th>RBT Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Controlled Rectifiers - Introduction, principle of phase controlled converter operation, Single phase full converters, Single phase dual converters. AC Voltage Controllers - Introduction, Principles of ON-OFF Control, Principle of Phase Control, Single phase control with resistive and inductive loads. (Text 1)</td>
<td>L1, L2, L3</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Module 4</th>
<th>RBT Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC-DC Converters - Introduction, principle of step-down operation and it's analysis with RL load, principle of step-up operation, Step-up converter with a resistive load, Performance parameters, Converter classification, Switching mode regulators: Buck regulator, Boost regulator, Buck-Boost Regulators. (Text 1)</td>
<td>L1, L2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Module 5</th>
<th>RBT Level</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pulse Width Modulated Inverters- Introduction, principle of operation, performance parameters, Single phase bridge inverters, voltage control of single phase inverters, current source inverters, Variable DC-link inverter, Boost inverter. (Text 1)</td>
<td>L1, L2</td>
</tr>
</tbody>
</table>
Course outcomes: After studying this course, students will be able to:

- Describe the characteristics of different power devices and identify the applications.
- Illustrate the working of DC-DC converter and inverter circuit.
- Determine the output response of a thyristor circuit with various triggering options.
- Determine the response of controlled rectifier with resistive and inductive loads.

Evaluation of Internal Assessment Marks:
It is suggested that at least a few experiments of Power Electronics are conducted by the students for better understanding of the course. This activity can be considered for the evaluation of 5 marks out of 20 Internal assessment marks, reserved for the other activities.

Question paper pattern:
- The question paper will have ten questions
- Each full question consists of 16 marks.
- There will be 2 full questions (with a maximum of Three sub questions) from each module.
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

Text Book:

Reference Books:
**DIGITAL SYSTEM DESIGN USING VERILOG**  
**B.E., VI Semester (Open Elective)**  
* [As per Choice Based Credit System (CBCS) scheme]*

<table>
<thead>
<tr>
<th>Subject Code:</th>
<th>15EC663</th>
<th>IA Marks: 20</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Lecture Hours/Week:</td>
<td>03</td>
<td>Exam Marks: 80</td>
</tr>
<tr>
<td>Total Number of Lecture Hours:</td>
<td>40 (08 Hrs per module)</td>
<td>Exam Hours: 03</td>
</tr>
</tbody>
</table>

**CREDITS – 03**

**Course objectives:** This course will enable students to:
- Understand the concepts of Verilog Language.
- Design the digital systems as an activity in a larger systems design context.
- Study the design and operation of semiconductor memories frequently used in application specific digital systems.
- Inspect how effectively IC’s are embedded in package and assembled in PCB’s for different application.
- Design and diagnosis of processors and I/O controllers used in embedded systems.

<table>
<thead>
<tr>
<th>Module</th>
<th>RBT Level</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Module -1</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Introduction and Methodology:</strong> Digital Systems and Embedded Systems, Real-World Circuits, Models, Design Methodology (1.1, 1.3 to 1.5 of Text).</td>
<td>L1, L2, L3</td>
</tr>
<tr>
<td><strong>Combinational Basics:</strong> Combinational Components and Circuits, Verification of Combinational Circuits.(2.3 and 2.4 of Text)</td>
<td></td>
</tr>
<tr>
<td><strong>Sequential Basics:</strong> Sequential Datapaths and Control Clocked Synchronous Timing Methodology (4.3 up to 4.3.1,4.4 up to 4.4.1 of Text).</td>
<td></td>
</tr>
<tr>
<td><strong>Module -2</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Memories:</strong> Concepts, Memory Types, Error Detection and Correction (Chap 5 of Text).</td>
<td>L1, L2, L3</td>
</tr>
<tr>
<td><strong>Module -3</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Implementation Fabrics:</strong> Integrated Circuits, Programmable Logic Devices, Packaging and Circuit boards, Interconnection and Signal integrity (Chap 6 of Text).</td>
<td>L1, L2, L3</td>
</tr>
<tr>
<td><strong>Module -4</strong></td>
<td></td>
</tr>
<tr>
<td><strong>I/O interfacing:</strong> I/O devices, I/O controllers, Parallel Buses, Serial Transmission, I/O software (Chap 8 of Text).</td>
<td>L1, L2, L3</td>
</tr>
<tr>
<td><strong>Module -5</strong></td>
<td></td>
</tr>
<tr>
<td><strong>Design Methodology:</strong> Design flow, Design optimization, Design for test, Nontechnical Issues (Chap 10 of Text).</td>
<td>L1, L2, L3, L4</td>
</tr>
</tbody>
</table>

**Course outcomes:** After studying this course, students will be able to:
- Construct the combinational circuits, using discrete gates and programmable logic devices.
- Describe Verilog model for sequential circuits and test pattern generation.
- Design a semiconductor memory for specific chip design.
- Design embedded systems using small microcontrollers, larger CPUs/DSPs, or hard or soft processor cores.
- Synthesize different types of processor and I/O controllers that are used in embedded system.

**Question paper pattern:**
- The question paper will have ten questions.
- Each full Question consisting of 16 marks. There will be 2 full questions (with a maximum of Three sub questions from each module).
- Each full question will have sub questions covering all the topics under a module.
- The students will have to answer 5 full questions, selecting one full question from each module.

**Text Book:**