

Embedded System Design		Semester	06
Course Code	BEC601	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	
Examination nature (SEE)	Theory		
<p><b>Course objectives:</b></p> <ul style="list-style-type: none"> <li>● Identify various components, their purpose, and their application to the embedded system's applicability.</li> <li>● Program various embedded components using the embedded C program.</li> <li>● Understand the embedded system's real-time operating system and its application in IoT</li> <li>● Understand the fundamentals of ARM-based systems, including architecture and its units like registers , debug interface, stack, MPU, Interrupts etc</li> <li>● Use the various instructions to program the ARM controller.</li> </ul>			
<p><b>Teaching-Learning Process (General Instructions)</b>  These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> <li>1. In addition to the traditional lecture method, different types of innovative teaching methods may be adopted so that the delivered lessons shall develop students' theoretical and applied Mathematical skills.</li> <li>2. Provide real-life examples.</li> <li>3. Support and guide the students for self-study.</li> <li>4. You will assign homework, grading assignments and quizzes, and documenting students' progress.</li> <li>5. Encourage the students to group learning to improve their creative and analytical skills.</li> <li>6. Show short related video lectures in the following ways: <ul style="list-style-type: none"> <li>● As an introduction to new topics (pre-lecture activity).</li> <li>● As a revision of topics (post-lecture activity).</li> <li>● As additional examples (post-lecture activity).</li> <li>● As an additional material of challenging topics (pre-and post-lecture activity).</li> <li>● As a model solution of some exercises (post-lecture activity).</li> </ul> </li> </ol>			
<b>MODULE-1</b>			
<p><b>Introduction to Embedded System:</b> What is an Embedded Systems? Embedded systems Vs General computing systems, History of Embedded Systems, Classification of Embedded systems, Major Application Areas of Embedded Systems. Purpose of Embedded Systems, The Typical Embedded System, Microprocessor Vs Microcontroller, Differences between RISC and CISC, Harvard V/s Von-Neumann Processor/Controller Architecture, Big-endian V/s Little-endian processors, Memory (ROM and RAM types), Sensors &amp; Actuators, The I/O Subsystem – I/O Devices, Light Emitting Diode (LED), 7-Segment LED Display, Optocoupler, Relay, Piezo buzzer, Push button switch, Communication Interfaces, On-board Communication Interface, External Communication Interface, Embedded Firmware, Other System Components</p> <p style="text-align: right;"><b>(Text 1: All the Topics from Ch-1 and Ch-2.)</b></p>			
<b>MODULE-2</b>			
<p><b>Embedded System Design Concepts:</b> Characteristics and Quality Attributes of Embedded Systems, Operational and non-operational quality attributes, Embedded Systems-Application and Domain specific, Hardware Software Co-Design and Program Modeling (excluding UML), Embedded firmware design and development (excluding C language).</p>			

<b>Text 1: Ch-3, Ch-4 (4.1, 4.2.1 and 4.2.2 only), Ch-7 (Sections 7.1, 7.2 only), Ch-9 (Sections 9.1, 9.2, 9.3.1, 9.3.2 only)</b>
<b>MODULE-3</b>
<b>RTOS and IDE for Embedded System Design:</b> Operating System basics, Types of operating systems, Task, process and threads (Only POSIX Threads with an example program), Thread preemption, Preemptive Task scheduling techniques, Task Communication, Task synchronization issues – Racing and Deadlock. How to choose an RTOS, Integration and testing of Embedded hardware and firmware, Embedded system Development Environment – Block diagram (excluding Keil). <b>(Text 1: Ch-10 (Sections 10.1, 10.2, 10.3, 10.5.2, 10.7, 10.8.1.1, 10.8.1.2 only), Ch-12, Ch-13 (a block diagram before 13.1, only).</b>
<b>MODULE-4</b>
<b>ARM Embedded Systems:</b> Introduction, RISC design philosophy, ARM design philosophy, Embedded system hardware – AMBA bus protocol, ARM bus technology, Memory, Peripherals, Embedded system software – Initialization (BOOT) code, Operating System, Applications. ARM Processor Fundamentals, ARM core dataflow model, registers, current program status register, Pipeline, Exceptions, Interrupts and Vector Table, Core extensions. <p style="text-align: right;"><b>Text 2: Chapter 1, 2</b></p>
<b>MODULE-5</b>
<b>Introduction to the ARM Instruction set:</b> Introduction, Data processing instructions, Load – Store instruction, Software interrupt instructions, Program status register instructions, Loading constants, ARMv5E extensions, Conditional Execution. <p style="text-align: right;"><b>Text 2: Chapter 3</b></p>

### PRACTICAL COMPONENT OF IPCC

Conduct the following experiments on an ARM CORTEX M3 evaluation board to learn Assembly Language Program and using evaluation version of Embedded 'C' & Keil uVision-4 tool/compiler.

Sl.NO	Experiments
1	Write a program to find the sum of the first 10 integer numbers.
2	Write an Assembly Language Program (ALP) to i) Multiply two 16-bit numbers. ii) Add two 32-bit numbers.
3	Write a program to find the factorial of a number.
4	Write a program to add an array of 16 bit numbers and store the 32 bit result in internal RAM.
5	Write a program to find the square of a number (1 to 10) using a look-up table.
6	Write a program to find the largest or smallest number in an array of 32 numbers.
7	Write a program to arrange a series of 32 bit numbers in ascending/descending order.
8	Write a program to count the number of ones and zeros in two consecutive memory locations.
9	Interface a Stepper motor and rotate it in clockwise and anti-clockwise direction.
10	Interface a DAC and generate Triangular and Square waveforms.
11	Display the Hex digits 0 to F on a 7-segment LED interface, with a suitable delay in between.
12	Interface a simple Switch and display its status through Relay, Buzzer and LED

**Course outcomes (Course Skill Set):**

At the end of the course, the student will be able to:

- Describe the architectural features and instructions of 32-bit microcontroller ARM Cortex M3.
- Apply the knowledge gained for Programming ARM Cortex M3 for different applications.
- Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- Understand the hardware software co-design and firmware design approaches.
- Explain the need of real time operating system for embedded system applications.

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**CIE for the theory component of the IPCC (maximum marks 50)**

- IPCC means practical portion integrated with the theory of the course.
- CIE marks for the theory component are **25 marks** and that for the practical component is **25 marks**.
- 25 marks for the theory component are split into **15 marks** for two Internal Assessment Tests (Two Tests, each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 22OB4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.
- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks**).
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

**CIE for the practical component of the IPCC**

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (**duration 02/03 hours**) after completion of all the experiments shall be conducted for 50 marks and scaled down to **10 marks**.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

**SEE for IPCC**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.

4. Marks scored by the student shall be proportionally scaled down to 50 Marks  
**The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.**

**Suggested Learning Resources:****Text Books**

1. Shibu K V, "Introduction to Embedded Systems", Tata McGraw Hill Education
2. Andrew N Sloss, Dominic System and Chris Wright, "ARM System Developers Guide", Elsevier, Morgan Kaufman publisher, 1st Edition, 2008.

**Reference Book**

1. Raj Kamal, "Embedded Systems: Architecture and Programming", Tata McGraw Hill, 2008.

**Web links and Video Lectures (e-Resources):**

1. <https://archive.nptel.ac.in/courses/106/105/106105193/>
2. <https://developer.arm.com/documentation/dui0068/b/ARM-Instruction-Reference>
3. <https://www.udemy.com/course/introduction-to-arm-cortex-m3-and-m4-processors/>
4. [www.Nuvoton.com](http://www.Nuvoton.com) websites on Advanced ARM Cortex Processors
5. <https://alison.com/tag/embedded-systems>

**Activity Based Learning (Suggested Activities in Class)/ Practical Based learning**  
Programming Assignments / Mini Projects can be given to improve programming skills

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI  
 B.E: Electronics Engineering ( VLSI Design and Technology )  
 NEP, Outcome Based Education (OBE) and Choice Based Credit System  
 (CBCS)  
 (Effective from the academic year 2022 – 23)

**VI Semester**

**Analog and Mixed Signal Integrated Circuit Design**

Course Code	<b>BVL602</b>	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	4:0:0:0	SEE Marks	50
Total Hours of Pedagogy	52	Total Marks	100
Credits	4	Exam Hours	3

- **Course Learning objectives:**
- To understand the basic operation of MOS switch and Current mirrors in analog CMOS design.
- To study and designing of Single-Stage Amplifiers and Differential Amplifiers.
- To learn Data Converter Specifications and Architectures.

**MODULE-1**

**Analog CMOS Subcircuits:**

MOS as switch, MOS as diode/active resistor, Current sinks & sources. Ideal & practical Current sources. Basic current mirror, cascode current mirror, Wilson current mirror.

[Text 1: 4.1,4.2,4.3,4.4]

**Teaching-Learning Process: Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2, L3**

**MODULE-2**

**Single Stage Amplifiers:** General Considerations, Common-Source Stage, Common-Source Stage with Resistive Load, CS Stage with Diode-Connected Load, CS Stage with Current-Source Load, CS Stage with Active Load, Source Follower.

[Text 2: 3.1,3.2,3.3,3.3.1, 3.3.2, 3.3.3, 3.3.4,3.4 ]

**Teaching-Learning Process: Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2, L3**

**MODULE-3**

**CMOS Amplifiers :** Active Load Inverter , Design & analysis of Differential amplifiers and its types, Design and analysis of cascode amplifiers , current amplifier , output amplifiers.

[Text 1: 5.1,5.2,5.3,5.4,5.5]

**Teaching-Learning Process: Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2**

**MODULE-4**

**Operational Amplifiers:** General considerations of Operational amplifiers, One stage Op amps, Two stage Op amps, Oscillators, LC Oscillators, Colpitts Oscillator (No derivation)

[Text 2: 9.1,9.2, 9.2.1, 9.2.2, 9.2.3,9.3 ,15.1,15.3, 15.3.3]

**Teaching-Learning Process: Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2.L3**

#### MODULE-5

**Phase Locked Loops:** Simple PLL, Phase Detector, Basic PLL Topology, Dynamics of Simple PLL.  
**D/A and A/D Converters:** Introduction and Characterization of D/A converters, Parallel Digital to Analog converters, Introduction and Characterization of A/D converters, Serial Analog to digital Converter, Medium Speed Analog to digital Converter (Only Block diagram).

[Text 2: 16.1, 16.1.1, 16.1.2,16.1.3 Text 1: 10.1,10.2 , 10.5,10.6 , 10.7]

#### **Suggested Learning Resources:**

##### **Text Books**

1. Philip E Allen & Douglas Hollberg “ CMOS Analog Circuit Design ”.
2. Behzad Razavi “ Design of Analog CMOS \_Integrated Circuits ”.

##### **Reference Books**

1. R . Jacob Baker “CMOS Circuit Design, Layout, and Simulation”.

#### **WeblinksandVideoLectures(e-Resources):**

1. [https://www.youtube.com/watch?v=Q3WYZF5wzGU&list=PLbMVogVj5nJQB44z6h0XO2644Vbv7OM8\\_](https://www.youtube.com/watch?v=Q3WYZF5wzGU&list=PLbMVogVj5nJQB44z6h0XO2644Vbv7OM8_)
2. <https://www.youtube.com/watch?v=311XkpNGs8c&list=PL3pGy4HtqwD0rl7gQoESHR-chSq4OPN5p>
3. [https://www.youtube.com/watch?v=eLTpf\\_5di2o&list=PLbMVogVj5nJRlMz5diOg9wBizaU6-egJc](https://www.youtube.com/watch?v=eLTpf_5di2o&list=PLbMVogVj5nJRlMz5diOg9wBizaU6-egJc)
4. [https://www.youtube.com/watch?v=dcCj\\_xAXm4k&list=PLLDC70psjq5vtrb0EdII4xIKA15ec-Ij](https://www.youtube.com/watch?v=dcCj_xAXm4k&list=PLLDC70psjq5vtrb0EdII4xIKA15ec-Ij)
5. VTUe-learningResources.

<b>Low Power VLSI Design</b>			
Course Code	<b>BVL613A</b>	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03(Theory )
<p><b>Course Learning objectives:</b> This course will enable students to:</p> <ul style="list-style-type: none"> <li>· To identify the power dissipation mechanisms in various MOS logic styles</li> <li>· To familiarize suitable techniques to reduce power dissipation</li> </ul>			
<b>Module-1</b>			
<p style="text-align: center;">Introduction</p> <p>Introduction, Sources of power dissipation, designing for low power, Physics of Power dissipation in MOSFET devices MIS structure, Need for low power circuit design, Threshold voltage, body effects.</p> <p style="text-align: right;"><b>RBT Levels: L2, L3</b></p>			
<b>Module-2</b>			
<p>Power dissipation in CMOS</p> <p>Sources of power dissipation in CMOS-Switching power dissipation, Short circuit power dissipation, glitching power dissipation, Leakage power dissipation, Transistor leakage mechanisms of deep submicron transistors, Low power design limits - Principles of low power design.</p> <p style="text-align: right;"><b>RBT Levels: L2, L3</b></p>			
<b>Module-3</b>			
<p>LOW POWER CIRCUIT TECHNIQUES</p> <p>Low Power Circuit Techniques: Power consumption in circuits, flip-flops &amp; latches, high capacitance nodes, energy recovery, reversible pipelines, high performance approaches.</p> <p style="text-align: right;"><b>RBT Levels: L2, L3</b></p>			
<b>Module-4</b>			
<p>LOGIC SYNTHESIS FOR LOW POWER ESTIMATION TECHNIQUES</p> <p>Logic Synthesis for Low Power estimation techniques: Power minimization techniques, low power arithmetic components- circuit design styles, adders, multipliers</p> <p style="text-align: right;"><b>RBT Levels: L3, L4</b></p>			
<b>Module-5</b>			
<p>LOW POWER MEMORY DESIGN</p> <p>Low-Voltage Low-Power Memories: Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.</p> <p style="text-align: right;"><b>RBT Levels: L3, L4</b></p>			

<b>Sl. No.</b>	<b>Description</b>	<b>Blooms Level</b>
C01	Understand the impact of low power on system performance	L2
C02	Identify the mechanisms of power dissipation in digital IC systems.	L3
C03	Apply different circuit techniques to manage the low power	L3
C04	Analyze the functionality of Low- voltage low -power memories	L4

**Text Books:**

1. Gray Yeap, Practical low power digital VLSI design, Springer, 1998
2. Kaushik Roy, Sharat C Prasad, Low power CMOS VLSI circuit design, Wiley India, 2000
3. P Rashinkar, Paterson and L. Singh, —Low Power Design Methodologies||, Kluwer Academic, 2002

**REFERENCE BOOKS:**

1. J.B.Kulo and J.H Lou, —Low voltage CMOS VLSI Circuits||, Wiley, 1999.
2. A.P.Chandrasekaran and R.W.Brodersen, —Low power digital CMOS design||, Kluwer,1995
3. Abdellatif Bellaouar, Mohamed I Elmasry, Low power digital VLSI design, Kluwer Academic, 1995
4. Anatha P Chandrakasan, Robert W Brodersen, Low power digital CMOS Design, Kluwer Academic, 1995
5. Christian Piguet, Low power CMOS circuits, Taylor & Francis, 2006
6. Kiat Seng Yeo, Kaushik Roy, Low voltage, low power VLSI sub systems, Tata McGraw Hill, 2004



<b>Electronics Engineering ( VLSI Design and Technology )</b>			
<b>Choice Based Credit System (CBCS) and Outcome Based Education (OBE)</b>			
<b>SEMESTER – VI</b>			
<b>Data Security</b>			
Course Code	<b>BEC613B</b>	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory	Total Marks	100
CREDITS - 03			
<b>Course objectives:</b>			
This course will enable students to:			
<ul style="list-style-type: none"> <li>● Preparation: To prepare students with fundamental knowledge/ overview in the field of Information Security with knowledge of mathematical concepts required for cryptography.</li> <li>● Core Competence: To equip students with a basic foundation of Cryptography by delivering the basics of symmetric key and public key cryptography, authentication functions like HASH codes, MACs, digital signatures, as well as key distribution</li> </ul>			
<b>Teaching-Learning Process (General Instructions)</b>			
These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.			
<ol style="list-style-type: none"> <li>1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.</li> <li>2. Show Video/animation films to explain the different concepts of Digital Signal Processing</li> <li>3. Encourage collaborative (Group) Learning in the class</li> <li>4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking</li> <li>5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.</li> <li>6. Topics will be introduced in a multiple representation.</li> <li>7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.</li> <li>8. Discuss how every concept can be applied to the real world - and when that's possible, it helps to improve the students' understanding.</li> <li>9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes.</li> <li>10. Give Programming Assignments.</li> </ol>			
<b>MODULE-1</b>			<b>RBTL Level</b>
<b>Classical Encryption Techniques:</b> Symmetric cipher model, Substitution techniques (excluding Hill cipher) (Text 1: Chapter 1: Section 1, 2)			L1, L2, L3
<b>Block Ciphers:</b> Traditional Block Cipher structure, (Text 1: Chapter 2: Section1) The AES Cipher. (Text 1: Chapter 4: Section 2,4) Block Cipher Modes of Operation (Text 1: Chapter 5: Section 2, 3, 4, 5, 6)			
<b>MODULE-2</b>			
<b>Basic Concepts of Number Theory and Finite Fields:</b> Divisibility and The Division Algorithm Euclidean algorithm, Modular arithmetic, Groups, Rings and Fields, Finite fields of the form GF(p), Polynomial Arithmetic, Fields of the Form GF(2 <sub>m</sub> ) (Text 1: Chapter 3)			L1, L2, L3
<b>MODULE-3</b>			

<p><b>More on Number Theory:</b> Prime Numbers, Fermat's and Euler's theorem, discrete logarithm. (Text 1: Chapter 7: Section 1, 2, 5)</p> <p><b>ASYMMETRIC CIPHERS:</b> Principles of Public-Key Cryptosystems, The RSA algorithm (Text 1: Chapter 8: Section 1, 2), Diffie – Hellman Key Exchange, Elliptic Curve Arithmetic over <math>Z_p</math>, Elliptic Curve Cryptography (Text 1: Chapter 9: Section 1, 3, 4)</p>	L1, L2, L3
<b>MODULE-4</b>	
<p><b>Cryptographic Hash Functions:</b> Application of Hash Functions, Two Simple Hash Functions, Requirements and Security, Hash function based on Cipher Block Chaining, SHA-512 (Only structural description). (Text 1: Chapter 10: Section 1, 2, 3, 4, 5)</p> <p><b>Message Authentication Codes:</b> Message Authentication Functions, Security of MACs, MACs based on Hash Functions. (Text 1: Chapter 11: Section 2, 4, 5)</p>	L1, L2, L3
<b>MODULE-5</b>	
<p><b>Digital Signatures:</b> Digital Signatures, NIST Digital Signature Algorithm, Elliptic Curve Digital Signature Algorithm. (Text 1: Chapter 12: Section 1, 4, 5)</p> <p><b>Key Management and Distribution:</b> Symmetric Key Distribution Using Symmetric Encryption, Symmetric Key Distribution Using Asymmetric Encryption, Distribution of Public Keys (Text 1: Chapter 13: Section 1, 2, 3)</p>	L1, L2, L3
<p><b>Course outcomes (Course Skill Set):</b> At the end of the course, the student will be able to:</p> <ul style="list-style-type: none"> <li>● Explain traditional cryptographic algorithms of encryption and decryption process.</li> <li>● Use symmetric and asymmetric cryptography algorithms to encrypt and decrypt the data.</li> <li>● Apply concepts of modern algebra in cryptography algorithms.</li> <li>● Explain message authentication using HASH functions, MAC functions and Digital signatures.</li> <li>● Explain how symmetric and asymmetric encryption algorithms can be used to distribute keys.</li> </ul>	
<p><b>Assessment Details (both CIE and SEE)</b> The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p><b>Continuous Internal Evaluation:</b></p> <ul style="list-style-type: none"> <li>● There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.</li> <li>● Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks.</li> <li>● Any two assignment methods mentioned in the 22OB4.2, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks).</li> <li>● The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.</li> </ul> <p><b>Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.</b></p>	

**Semester-End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored shall be proportionally reduced to 50 marks.

**Suggested Learning Resources:****Text Book**

1. William Stallings, "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 6<sup>th</sup> Edition, 2014, ISBN: 978-93-325-1877-3

**Reference Books**

1. Bruce Schneier, "Applied Cryptography Protocols, Algorithms, and Source code in C", Wiley Publications, 2<sup>nd</sup> Edition, ISBN: 9971-51-348-X.
2. Cryptography and Network Security, Behrouz A Forouzan, TMH, 2007.

**Web links and Video Lectures (e-Resources):**

- <https://archive.nptel.ac.in/courses/106/105/106105162>

**Activity Based Learning (Suggested Activities in Class)/ Practical Based learning**

1. Experiential Learning by using free and open-source software's SCILAB or OCTAVE or Python

**VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI**  
**B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering**  
**NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)**  
 (Effective from the academic year 2021 – 22)

**VI Semester**

<b>Digital Image Processing</b>			
Course Code	<b>BEC613C</b>	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>• Understand the fundamentals of digital image processing.</li> <li>• Understand the image transform used in digital image processing.</li> <li>• Understand the image enhancement techniques in spatial domain used in digital image processing.</li> <li>• Understand the Color Image Processing and frequency domain enhancement techniques in digital image processing.</li> <li>• Understand the image restoration techniques and methods used in digital image processing.</li> </ul>			
<b>Teaching-Learning Process (General Instructions)</b>			
<p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> <li>1. Show Video/animation films to explain the functioning of various image processing concepts.</li> <li>2. Encourage cooperative (Group) Learning through puzzles, diagrams, coding etc., in the class.</li> <li>3. Encourage students to ask questions and investigate their own ideas helps improve their problem-solving skills as well as gain a deeper understanding of academic concepts.</li> <li>4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking</li> <li>5. Students are encouraged to do coding based projects to gain knowledge in image processing.</li> <li>6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.</li> <li>7. Topics will be introduced in multiple representations.</li> <li>8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding</li> <li>9. Arrange visits to nearby PSUs such as CAIR (DRDO), NAL, BEL, ISRO, etc., and small-scale software industries to give industry exposure.</li> </ol>			
<b>Module-1</b>			
<p><b>Digital Image Fundamentals:</b> What is Digital Image Processing? Origins of Digital Image Processing, Examples of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an Image Processing System, Elements of Visual Perception, Image Sensing and Acquisition, Image Sampling and Quantization, Some Basic Relationships Between Pixels.                      [Text 1: Chapter 1, Chapter 2: Sections 2.1 to 2.5]</p>			
<b>Teaching-Learning Process</b>	Chalk and talk method, PowerPoint Presentation, YouTube videos, Videos on Image processing applications Self-study topics: Arithmetic and Logical operations Practical topics: Problems on Basic Relationships Between Pixels. <b>RBT Level:</b> L1, L2, L3		

<b>Module-2</b>	
<p><b>Image Transforms:</b> Introduction, Two-Dimensional Orthogonal and Unitary Transforms, Properties of Unitary Transforms, Two-Dimensional DFT, cosine Transform, Haar Transform. Text 2: Chapter 5: Sections 5.1 to 5.3, 5.5, 5.6, 5.9]</p>	
<b>Teaching-Learning Process</b>	<p>Chalk and talk method, PowerPoint Presentation, YouTube videos of various transformation techniques and related applications. Self-study topics: Sine transforms, Hadamard transforms, KL transform, Slant transform. Practical topics: Problems on DFT and DCT <b>RBT Level:</b> L1, L2, L3</p>
<b>Module-3</b>	
<p><b>Spatial Domain:</b> Some Basic Intensity Transformation Functions, Histogram Processing, Fundamentals of Spatial Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters [Text: Chapter 3: Sections 3.2 to 3.6]</p>	
<b>Teaching-Learning Process</b>	<p>Chalk and talk method, PowerPoint Presentation, YouTube videos and animations of Intensity Transformation Functions, Histogram Processing, Spatial domain filters. Self-study topics: Point, line and edge detection. Practical topics: Problems on Intensity Transformation Functions, Histogram, Spatial domain filters <b>RBT Level:</b> L1, L2, L3</p>
<b>Module-4</b>	
<p><b>Frequency Domain:</b> Basics of Filtering in the Frequency Domain, Image Smoothing and Image Sharpening Using Frequency Domain Filters. <b>Color Image Processing:</b> Color Fundamentals, Color Models, Pseudo-color Image Processing. [Text 1: Chapter 4: Sections 4.7 to 4.9 and Chapter 6: Sections 6.1 to 6.3]</p>	
<b>Teaching-Learning Process</b>	<p>Chalk and talk method, PowerPoint Presentation, YouTube videos on frequency domain filtering, Color image processing. Self-study topics: Basic concept of segmentation. Practical topics: Problems on Pseudo-color Image Processing <b>RBT Level:</b> L1, L2, L3</p>
<b>Module-5</b>	
<p><b>Restoration:</b> A model of the Image Degradation/Restoration Process, Noise models, Restoration in the Presence of Noise Only using Spatial Filtering and Frequency Domain Filtering, Inverse Filtering, Minimum Mean Square Error (Wiener) Filtering. [Text 1: Chapter 5: Sections 5.1, to 5.4.3, 5.7, 5.8]</p>	
<b>Teaching-Learning Process</b>	<p>Chalk and talk method, PowerPoint Presentation, YouTube videos on Noise models, filters and their applications. Self-study topics: Linear position invariant degradation, Estimation of degradation function. <b>RBT Level:</b> L1, L2, L3</p>
<p><b>Course outcomes (Course Skill Set)</b> At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> <li>1. Understand image formation and the role of human visual system plays in the perception of gray and color image data.</li> <li>2. Compute various transforms on digital images.</li> <li>3. Conduct an independent study and analysis of Image Enhancement techniques.</li> <li>4. Apply image processing techniques in the frequency (Fourier) domain.</li> <li>5. Design image restoration techniques.</li> </ol>	

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5<sup>th</sup> week of the semester
2. Second test at the end of the 10<sup>th</sup> week of the semester
3. Third test at the end of the 15<sup>th</sup> week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4<sup>th</sup> week of the semester
5. Second assignment at the end of 9<sup>th</sup> week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13<sup>th</sup> week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

**CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

**Semester End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

**Suggested Learning Resources:****Text Books:**

1. Digital Image Processing- Rafael C Gonzalez and Richard E Woods, PHI, 3<sup>rd</sup> Edition 2010.
2. Fundamentals of Digital Image Processing- A K Jain, PHI Learning Private Limited 2014.

**Reference Book:**

Digital Image Processing- S Jayaraman, S Esakkirajan, T Veerakumar, Tata McGraw Hill, 2014.

**Web links and Video Lectures (e-Resources)**

- Image databases, [https://imageprocessingplace.com/root\\_files\\_V3/image\\_databases.htm](https://imageprocessingplace.com/root_files_V3/image_databases.htm)
- Student support materials, [https://imageprocessingplace.com/root\\_files\\_V3/students/students.htm](https://imageprocessingplace.com/root_files_V3/students/students.htm)
- NPTEL Course, Introduction to Digital Image Processing, <https://nptel.ac.in/courses/117105079>
- Computer Vision and Image Processing, <https://nptel.ac.in/courses/108103174>
- Image Processing and Computer Vision – Matlab and Simulink, <https://in.mathworks.com/solutions/image-video-processing.html>

**Activity Based Learning (Suggested Activities in Class)/ Practical Based Learning**

- Verilog /VHDL coding for Image manipulation.
- Simulink models for Image processing.

<b>Digital System Design using Verilog</b>		Semester	6
Course Code	<b>BEC654A</b>	CIE Marks	50
Teaching Hours/Week(L:T:P)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>• Learn different Verilog HDL constructs.</li> <li>• Familiarize the different levels of abstraction in Verilog.</li> <li>• Understand Verilog Tasks and Functions.</li> <li>• Understand Timing and Delay Simulation.</li> </ul>			
<b>Teaching-Learning Process (General Instructions)</b>			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> <li>1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.</li> <li>2. Show Video/animation films to explain the functioning of various techniques.</li> <li>3. Encourage collaborative (Group) Learning in the class</li> <li>4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking</li> <li>5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.</li> <li>6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.</li> <li>7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.</li> <li>8. Give programming assignments.</li> </ol>			
<b>Module-1</b>			
<b>Overview of Digital Design with Verilog HDL:</b> Evolution of Computer-Aided Digital Design (CAD), Emergence of HDLs, Typical Design flow, Importance of HDLs, Popularity of Verilog HDL, Trends in HDLs. <b>(Text 1: 1.1 to 1.6)</b>			
<b>Hierarchical Modeling Concepts:</b> Design Methodologies, Top-down and Bottom-up design methodology, Modules, Instances, Components of a Simulation, Design Block, Stimulus Block (Test Bench) with example. <b>(Text 1:2.1 to 2.6)</b>			
<b>Teaching-Learning Process</b>	Chalk and talk method, Power point presentation <b>RBT Level:</b> L1, L2, L3		
<b>Module-2</b>			
<b>Basic Concepts:</b> Lexical Conventions, Data Types, System Tasks, Compiler Directives. <b>(Text 1: 3.1 to 3.3)</b>			
<b>Modules and Ports:</b> Modules, Ports, Connecting Ports, Hierarchical Names. <b>(Text 1: 4.1 to 4.3)</b>			
<b>Teaching-Learning Process</b>	Chalk and talk method, Power point presentation <b>RBT Level:</b> L1, L2, L3		

<b>Module-3</b>	
<b>Gate-Level Modeling:</b> Gate Types-Modeling using basic Verilog gate primitives, Description of AND/OR and BUF/NOT type gates. Gate Delays-Rise, Fall and Turn-Off Delays, Min, Max and Typical Delays. (Text1: 5.1, 5.2 )	
<b>Dataflow Modeling:</b> Continuous assignments, Delay Specification, Expressions, Operators, Operands, Operator Types, Examples (Text 1: 6.1 to 6.5)	
<b>Teaching-Learning Process</b>	Chalk and talk method, Power point presentation <b>RBT Level:</b> L1, L2, L3
<b>Module-4</b>	
<b>Behavioral Description:</b> Structured Procedures, Initial and Always statements, Procedural Assignments Blocking and Non-Blocking statements, Conditional statements, Multiway Branching, Loops, Sequential and Parallel blocks, Examples-4-to-1 Multiplexer, 4-bit Counter. (Text 1: 7.1, 7.2, 7.4, 7.5, 7.6, 7.7, 7.9.1, 7.9.2)	
<b>Teaching-Learning Process</b>	Chalk and talk method, Power point presentation <b>RBT Level:</b> L1, L2, L3
<b>Module-5</b>	
<b>Structural Description:</b> Highlights of Structural Descriptions, Organization of Structural Description, Binding (Text 2: 4.1, 4.2, 4.3, Listings 4.1 to 4.13 only Verilog)	
<b>Tasks and Functions:</b> Differences between Tasks and Functions, Declaration and Invocation, Examples (Text 1: 8.1, 8.2, 8.2.1, 8.2.2, 8.3, 8.3.1, 8.3.2)	
<p><b>Course outcomes (Course Skill Set)</b></p> <p>At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> <li>1. Understand the Verilog HDL design flow.</li> <li>2. Describe the basic concepts of Verilog HDL programming.</li> <li>3. Write Verilog programs in Gate, Dataflow, Behavioral, and structural modeling levels of Abstraction.</li> <li>4. Write the programs more effectively using Verilog Tasks and Functions.</li> <li>5. Perform Timing and Delay Simulation.</li> </ol>	



**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

**CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

**Semester End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

**Suggested Learning Resources:****Text Books:**

1. "Verilog HDL: A Guide to Digital Design and Synthesis", Samir Palnitkar, Pearson education, Second edition.
2. "HDL programming (VHDL and Verilog)", Nazeih M Botros, John Wiley India Pvt. Ltd., 2008.

**Reference Books:**

1. Donald E. Thomas, Philip R. Moorby, "The Verilog Hardware Description Language", Springer Science+Business Media, LLC, Fifth edition.
2. Michael D. Ciletti, "Advanced Digital Design with the Verilog HDL" Pearson (Prentice Hall), Second edition.
3. Padmanabhan, Tripura Sundari, "Design through Verilog HDL", Wiley, 2016 or earlier

<b>Consumer Electronics</b>		Semester	6
Course Code	<b>BEC654B</b>	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
Examination type (SEE)	Theory		
<p><b>Course objectives:</b></p> <ul style="list-style-type: none"> <li>• To understand the working principles and classifications of various microphones and loudspeakers, and their roles in audio systems.</li> <li>• To explore the structure, recording, and playback processes of Audio Compact Disc systems, along with error correction techniques and digital-to-analog conversion.</li> <li>• To analyse the fundamentals of colour television systems, including the transmission of colour signals, and to study recent advances in television technology.</li> <li>• To gain knowledge of modern consumer electronic devices such as mobile phones, home appliances, and computers, focusing on their applications and technological advancements.</li> </ul>			
<p><b>Teaching-Learning Process (General Instructions)</b> These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> <li>1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.</li> <li>2. Show Video/animation films to explain the functioning of various EV Architectures.</li> <li>3. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyse information rather than simply recall it.</li> <li>4. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.</li> </ol>			
<b>Module-1</b>			
<p><b>Microphones:</b> Introduction, Requirements, Quality of Microphones, Classification, Moving Coil Microphone, Ribbon Microphone, Condenser (or Capacitor) Microphone, Crystal Microphone, Carbon Microphone, Electret Microphone.</p> <p><b>Loudspeakers:</b> Introduction, Features of Loudspeaker, Moving Coil (Cone Type) Loudspeaker, Electrodynamic Loudspeaker, Horn Loudspeaker, Loudspeaker for High Fidelity Systems. (Text : 5.1 to 5.10 and 6.1 to 6.6 )</p>			
<b>Module-2</b>			
<p><b>Audio Compact Disc Systems:</b> Introduction, Comparison of CD and Tape, Optical Recording, Details of a Compact Disc, Details of Recording Process, Details of playback Process, Geometry of Audio Disc, Encoding Process and Error Correction, D/A Convertor, Handling of Compact Disc. (Text : 10.1 to 10.10)</p>			
<b>Module-3</b>			
<p><b>Colour Television:</b> Introduction, Light Energy, Primary Colours, Tristimulus Values, Trichromatic Coefficients, Colour Triangle, Mixing of Colours, Grassman's Law, Colour Specifications, Bandwidth for Colour Signal Transmission. Chromaticity Diagram, Spectral and Non-Spectral Colours, Colour Circle, Visibility Curve, Digital Television (DTV) and High Definition Television (HDTV), Recent Advances in TV technology, LCD TV, LED TV, Plasma TV (Text : 14.1 to 14.9, 14.13 to 14.16 and 14.26 to 14.27)</p>			
<b>Module-4</b>			

<p><b>Cable Television:</b> Introduction, Video Monitor, Closed Circuit Television (CCTV), Cable Television, Cable TV Using Internet.</p> <p><b>Miscellaneous Devices:</b> Digital Watch, Calculator, An Electronic Guessing Game, Cordless Telephone. (Text : 15.1 to 15.5 and 17.1 to 17.4)</p>
<b>Module-5</b>
<p>Mobile Telephone, Cellular Telephone, UPS, Inverter, Decorative Lighting, Remote Control for TV and VCR, Facsimile (FAX), Pager, Microwave Oven, LCD Timer with Alarm, Electronic Ignition System for Automobiles, Washing Machine, Organisation of Digital computer, Microprocessor, Note Book, Laptop, Tablet PC, Ultrabook, IPAD, Recent Advances in Consumer Electronics.</p> <p>(Text : 17.6 to 17.7 and 17.13 to 17.27)</p>
<p><b>Course outcome (Course Skill Set)</b></p> <p>At the end of the course, the student will be able to:</p> <ol style="list-style-type: none"> <li>1. Understand the functioning and classification of various types of microphones and loudspeakers</li> <li>2. Demonstrate knowledge of the optical recording and playback processes in audio compact disc systems</li> <li>3. Analyse the principles of colour television and modern display technologies</li> <li>4. Evaluate the working of cable television systems and miscellaneous consumer devices</li> <li>5. Explore advancements in consumer electronics, such as mobile phones, computing devices, and home appliances</li> </ol>
<p><b>Assessment Details (both CIE and SEE)</b></p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p><b>Continuous Internal Evaluation:</b></p> <ul style="list-style-type: none"> <li>● For the Assignment component of the CIE, there are 25 marks and for the Internal Assessment Test component, there are 25 marks.</li> <li>● The first test will be administered after 40-50% of the syllabus has been covered, and the second test will be administered after 85-90% of the syllabus has been covered</li> <li>● Any two assignment methods mentioned in the 220B2.4, if an assignment is project-based then only one assignment for the course shall be planned. The teacher should not conduct two assignments at the end of the semester if two assignments are planned.</li> <li>● For the course, CIE marks will be based on a scaled-down sum of two tests and other methods of assessment.</li> </ul> <p><b>Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.</b></p> <p><b>Semester-End Examination:</b></p> <p>Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (<b>duration 03 hours</b>).</p> <ol style="list-style-type: none"> <li>1. The question paper will have ten questions. Each question is set for 20 marks.</li> <li>2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), <b>should have a mix of topics</b> under that module.</li> <li>3. The students have to answer 5 full questions, selecting one full question from each module.</li> <li>4. Marks scored shall be proportionally reduced to 50 marks.</li> </ol>

**Suggested Learning Resources:****Books**

1. B.R. Gupta, V. Singhal "Consumer Electronics", S.K. Kataria & Sons, 6th edition, 2013, ISBN 978-93-5014-407-7.
2. R.P.Bali, Consumer Electronics, Pearson Education (2008)

**Web links and Video Lectures (e-Resources):**

- Android Mobile Application Development:  
[https://onlinecourses.swayam2.ac.in/nou24\\_ge66/preview](https://onlinecourses.swayam2.ac.in/nou24_ge66/preview)
- Microelectronics: Devices to Circuits: [https://onlinecourses.nptel.ac.in/noc24\\_ee139/preview](https://onlinecourses.nptel.ac.in/noc24_ee139/preview)

**Activity Based Learning (Suggested Activities in Class)/ Practical Based learning**

- Trouble shoot the common consumer electronics products like T.V., Washing machine , microwave oven , FAX, Copier machine.
- Conduct market survey for latest home appliances and compare specifications of reputed brands and prepare a report
- Make visit to service centres of gadgets covered in curriculum and if possible work there for some days on voluntarily basis during holidays.
- Search internet websites for DYS (Do Your Self) repair of electronic gadgets and try your hands to repair some gadgets based on that.

**VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI**  
**B.E: Electronics Engineering ( VLSI Design and Technology )NEP, Outcome Based Education (OBE)**  
**and Choice Based Credit System (CBCS)**  
**(Effective from the academic year 2022 – 23)**

**VI Semester**

<b>PCB Design and Fabrication</b>			
Course Code	<b>BEC654C</b>	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<b>Course objectives:</b>			
<p>The main objective of the course is</p> <ul style="list-style-type: none"> <li>• students are able to design an electronic printed circuit board for a specific application</li> <li>• Understand industry standard software Tools for PCB design</li> <li>• Able to understand the procedural steps of developing circuit schematic, board files, image transferring, assembly, soldering and testing.</li> </ul>			
<b>Module-1</b>			
<b>Introduction:</b> What is PCB . Advantages and Disadvantages of PCB , Components of PCB , Electronic components, ,Microprocessors and Microcontrollers, IC's , Surface Mount Devices (SMD) Classification of PCB , Single, double, multilayer and flexible boards , Manufacturing of PCB , PCB standards			
<b>Teaching-Learning Process</b>	Chalk and talk method, YouTube videos, Power point presentation <b>RBT Level:</b> L1, L2		
<b>Module-2</b>			
<b>Schematic diagram of PCB:</b> General, Mechanical and Electrical design considerations of PCB , Placing and Mounting of components in PCB , Conductor spacing and routing guidelines , Heat sinks and package density of PCB ,Net list , Creating components for library, Tracks, Pads, Vias , Power plane and grounding of PCB			
<b>Teaching-Learning Process</b>	Chalk and talk method/Power point presentation <b>RBT Level:</b> L1, L2, L3		

<b>Module-3</b>	
<b>Design automation:</b> Design Rule Checking b. Class Test , Exporting Drill and Gerber Files , Footprints and Libraries Adding and Editing Pins . Copper clad laminates materials , Electrical & Physical Properties of laminates ,Types of laminates , Soldering techniques , Image transfer.	
<b>Teaching-Learning Process</b>	Chalk and talk method, YouTube videos, Power point presentation <b>RBT Level:</b> L1, L2, L3
<b>Module-4</b>	
Photo printing, Screen Printing, Film master preparation , Plating techniques , Etching techniques , Lead cutting.	
<b>Teaching-Learning Process</b>	Chalk and talk method, YouTube videos, Power point presentation <b>RBT Level:</b> L1, L2, L3
<b>Module-5</b>	
Soldering Techniques , Testing of PCB , Quality controls of PCB , Trends in PCB Industries ,Environmental concerns in PCB industry , Class Test	
<b>Teaching-Learning Process</b>	Chalk and talk method/Power point presentation <b>RBT Level:</b> L1, L2, L3
<b>Course outcome (Course Skill Set)</b>	
<ul style="list-style-type: none"> <li>• Familiarize with the type of devices/components that may be mounted on PCB</li> <li>• Understand the PCB layout techniques for optimized component density and power saving.</li> <li>• Perform design and printing of PCB with the help of various image transfer and soldering techniques</li> <li>• Understand the trends in the current PCB industry</li> </ul>	
<b>Assessment Details (both CIE and SEE)</b>	
<p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p><b>Continuous Internal Evaluation:</b></p> <p>Three Unit Tests each of <b>20 Marks (duration 01 hour)</b></p> <ol style="list-style-type: none"> <li>1. First test at the end of 5<sup>th</sup> week of the semester</li> <li>2. Second test at the end of the 10<sup>th</sup> week of the semester</li> <li>3. Third test at the end of the 15<sup>th</sup> week of the semester</li> </ol> <p>Two assignments each of <b>10 Marks</b></p> <ol style="list-style-type: none"> <li>4. First assignment at the end of 4<sup>th</sup> week of the semester</li> <li>5. Second assignment at the end of 9<sup>th</sup> week of the semester</li> </ol>	

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13<sup>th</sup> week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

**CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

**Semester End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

**Suggested Learning Resources:**

1. Printed Circuit Board – Design, Fabrication, Assembly & Testing, R.S. Khandpur, Tata McGraw Hill Publisher
2. Printed circuit Board – Design & Technology, Walter C. Bosshart, Tata McGraw Hill

03.10.2022

19.09.2023



**VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI**  
**B.E: Electronics Engineering ( VLSI Design and Technology )**  
**NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)**  
**(Effective from the academic year 2022 – 23)**

**VI Semester**

<b>Basic VLSI Design</b>			
Course Code	<b>BEC654D</b>	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>• Impart knowledge of MOS transistor theory and CMOS technologies</li> <li>• Impart knowledge on architectural choices and performance trade-offs involved in designing and realizing the circuits in CMOS technology</li> <li>• Cultivate the concepts of subsystem design processes</li> <li>• Demonstrate the concepts of CMOS testing</li> </ul>			
<b>Teaching-Learning Process (General Instructions)</b>			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> <li>1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes.</li> <li>2. Show Video/animation films to explain the functioning of various techniques.</li> <li>3. Encourage collaborative (Group) Learning in the class</li> <li>4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking</li> <li>5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.</li> <li>6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.</li> <li>7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.</li> <li>8. Incorporate programming examples given under Activity based learning.</li> </ol>			
<b>Module-1</b>			
<b>Introduction:</b> A Brief History, MOS Transistors, MOS Transistor Theory, Ideal I-V Characteristics, Non-ideal I-V Effects, DC Transfer Characteristics (1.1, 1.3, 2.1, 2.2, 2.4, 2.5 of TEXT2).			
<b>Fabrication:</b> nMOS Fabrication, CMOS Fabrication [P-well process, N-well process, Twin tub process], BiCMOS Technology (1.7, 1.8, 1.10 of TEXT1).			
<b>Teaching-Learning Process</b>	Chalk and talk method, YouTube videos, Power point presentation <b>RBT Level:</b> L1, L2		
<b>Module-2</b>			
<b>MOS and BiCMOS Circuit Design Processes:</b> MOS Layers, Stick Diagrams, Design Rules and Layout.			
<b>Basic Circuit Concepts:</b> Sheet Resistance, Area Capacitances of Layers, Standard Unit of Capacitance, Some Area Capacitance Calculations, Delay Unit, Inverter Delays, Driving Large Capacitive Loads (3.1 to 3.3, 4.1, 4.3 to 4.8 of TEXT1).			
<b>Teaching-Learning Process</b>	Chalk and talk method/Power point presentation <b>RBT Level:</b> L1, L2, L3		

<b>Module-3</b>	
<p><b>Scaling of MOS Circuits:</b> Scaling Models &amp; Scaling Factors for Device Parameters  <b>Subsystem Design Processes:</b> Some General considerations, An illustration of Design Processes,  <b>Illustration of the Design Processes:</b> Regularity, Design of an ALU Subsystem, The Manchester Carry-chain and Adder Enhancement Techniques            (5.1, 5.2, 7.1, 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of TEXT1).</p>	
<b>Teaching-Learning Process</b>	Chalk and talk method, YouTube videos, Power point presentation <b>RBT Level:</b> L1, L2, L3
<b>Module-4</b>	
<p><b>Subsystem Design:</b> Some Architectural Issues, Switch Logic, Gate (restoring) Logic, Parity Generators, Multiplexers, The Programmable Logic Array (PLA)            (6.1 to 6.3, 6.4.1, 6.4.3, 6.4.6 of TEXT1).  <b>FPGA Based Systems:</b> Introduction, Basic concepts, Digital design and FPGAs, FPGA based System design, FPGA architecture, Physical design for FPGAs (1.1 to 1.4, 3.2, 4.8 of TEXT3).</p>	
<b>Teaching-Learning Process</b>	Chalk and talk method, YouTube videos, Power point presentation <b>RBT Level:</b> L1, L2, L3
<b>Module-5</b>	
<p><b>Memory, Registers and Aspects of system Timing:</b> System Timing Considerations, Some commonly used Storage/Memory elements (9.1, 9.2 of TEXT1).  <b>Testing and Verification:</b> Introduction, Logic Verification, Logic Verification Principles, Manufacturing Test Principles, Design for testability (12.1, 12.1.1, 12.3, 12.5, 12.6 of TEXT 2).</p>	
<b>Teaching-Learning Process</b>	Chalk and talk method/Power point presentation <b>RBT Level:</b> L1, L2, L3
<p><b>Course outcome (Course Skill Set)</b>            At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> <li>1. Demonstrate understanding of MOS transistor theory, CMOS fabrication flow and technology scaling.</li> <li>2. Draw the basic gates using the stick and layout diagrams with the knowledge of physical design aspects.</li> <li>3. Interpret Memory elements along with timing considerations</li> <li>4. Demonstrate knowledge of FPGA based system design</li> <li>5. Interpret testing and testability issues in VLSI Design</li> <li>6. Analyze CMOS subsystems and architectural issues with the design constraints.</li> </ol>	
<p><b>Assessment Details (both CIE and SEE)</b>            The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p><b>Continuous Internal Evaluation:</b>            Three Unit Tests each of <b>20 Marks (duration 01 hour)</b></p> <ol style="list-style-type: none"> <li>1. First test at the end of 5<sup>th</sup> week of the semester</li> <li>2. Second test at the end of the 10<sup>th</sup> week of the semester</li> <li>3. Third test at the end of the 15<sup>th</sup> week of the semester</li> </ol> <p>Two assignments each of <b>10 Marks</b></p> <ol style="list-style-type: none"> <li>4. First assignment at the end of 4<sup>th</sup> week of the semester</li> <li>5. Second assignment at the end of 9<sup>th</sup> week of the semester</li> </ol>	

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13<sup>th</sup> week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

**CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

#### **Semester End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

#### **Suggested Learning Resources:**

##### **Text Books:**

1. "Basic VLSI Design"- Douglas A Pucknell & Kamran Eshraghian, PHI, 3<sup>rd</sup> Edition.
2. "CMOS VLSI Design- A Circuits and Systems Perspective", Neil H E Weste, David Harris, Ayan Banerjee, 3<sup>rd</sup> Edition, Pearson Education.
3. "FPGA Based System Design", Wayne Wolf, Pearson Education, 2004, Technology and Engineering.

#### **Web links and Video Lectures (e-Resources)**

- <https://nptel.ac.in/courses/117101058>
- <https://nptel.ac.in/courses/117106093>
- <https://youtu.be/9SnR3M3CI4>
- <https://nptel.ac.in/courses/108/107/108107129/>

#### **Activity Based Learning (Suggested Activities in Class)/ Practical Based learning**

Wherever necessary **Cadence/Synopsis/Menta Graphics tools** must be used.

1. Write Verilog Code for the following circuits and their Test Bench for verification, observe the waveform and synthesize the code with technological library with given Constraints\*. Do the initial timing verification with gate level simulation.
  - i. An inverter
  - ii. A Buffer
  - iii. Transmission Gate
  - iv. Basic/universal gates
  - v. Flip flop -RS, D, JK, MS, T
  - vi. Serial & Parallel adder
  - vii. 4-bit counter [Synchronous and Asynchronous counter]
2. Design an op-amp with given specification\* using given differential amplifier Common source and Common Drain amplifier in library\*\* and completing the design flow mentioned below:
  - a. Draw the schematic and verify the following
    - i) DC Analysis
    - ii) AC Analysis
    - iii) Transient Analysis
  - b. Draw the Layout and verify the DRC, ERC
  - c. Check for LVS
  - d. Extract RC and back annotate the same and verify the Design.

03.10.2022

19.09.2023

Analog and Mixed Signal IC Design Lab		Semester	5
Course Code	<b>BVLL 606</b>	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	01	Total SEE+CIE	100
		Exam Hours	3 Hours
Examination type (SEE)	<b>Practical</b>		
<ul style="list-style-type: none"> <li>• <b>Course Learning objectives :</b></li> </ul> <p>This laboratory course enables students to</p> <ul style="list-style-type: none"> <li>• Design, model, simulate and verify the functionality basic analog circuits.</li> <li>• To understands the concepts of Operational amplifiers and applications of Op-Amps</li> <li>• Able to understand the Dataconverters</li> </ul>			
<b>Note: This Laboratory can be conducted using industry standard EDA tool like Cadence, Synopsis VLSI Tool</b>			
Sl.NO	Experiments		
1	<b>MOS Characterization:</b> <ol style="list-style-type: none"> <li>Input characteristics.</li> <li>Output/Transfer characteristics</li> </ol>		
2	<ol style="list-style-type: none"> <li>Construct the schematic of CMOS inverter with load capacitance of 0.1pF and set the widths of <del>inver</del> with <math>W_n = W_p</math>, <math>W_n = 2W_p</math>, <math>W_n = W_p/2</math> and length at selected technology. Carry out the following: <ol style="list-style-type: none"> <li>Set the input signal to a pulse with rise time, fall time of 1ns and pulse width of 10ns and the time period of 20ns and plot the input voltage and output voltage of designed inverter?</li> <li>From the simulation result compute <math>t_{pHL}</math>, <math>t_{pLH}</math> and <math>t_d</math> for all three geometrical settings of width?</li> <li>Tabulate the results of delay and find the best geometry for minimum delay for CMOS inverter.</li> </ol> </li> <li>Draw layout of inverter with <math>W_p/W_n = 40/20</math>, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre layout simulations and compare the results.</li> </ol>		
3	Construct the schematic of 2-input CMOS NOR gate having similar delay as that of CMOS inverter computed in experiment above. Verify the functionality of NOR gate and also find out the delay $t_d$ for all four possible combinations of input vectors. Tabulate the results. Increase the drive strength to 2X and 4X, tabulate the results .		
4	Design a CMOS as a switch with toggling rate of 1MHz and tabulate the Result		
5	MOS as Diode/Active Resistor <ol style="list-style-type: none"> <li>Design a MOS to act as Diode/active resistor whose resistance will be 100K<math>\Omega</math></li> <li>Find the operating region of the MOS</li> </ol>		

6	<p>a) Construct the schematic of Common Source Amplifier with PMOS Current Mirror Load and find its transient response and AC response? Measure the Unit Gain Bandwidth (UGB), amplification factor by varying transistor geometries, study the impact of variation in width to UGB.</p> <p>b) Draw Layout of common source amplifier, use optimum layout methods. Verify for DRC &amp; LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.</p>
7	<p>a) Construct the schematic of two-stage operational amplifier and measure the following:  i. Unity gain Bandwidth ii. dB Bandwidth iii. Gain Margin and phase margin with and without coupling capacitance iv. Use the op-amp in the inverting and non-inverting configuration and verify its functionality. v. Study the UGB, 3dB bandwidth, gain and power requirement in op-amp by varying the stage wise transistor geometries and record the observations.</p> <p>b) Draw layout of two-stage operational amplifier with minimum transistor width set to 300 (in 180/90/45 nm technology), choose appropriate transistor geometries as per the results obtained in part a. Use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations and perform the comparative analysis.</p>
8	<p>Design a Diff-Amplifier with Current mirror load &amp; measure the following parameters</p> <ol style="list-style-type: none"> <li>a. Find Gain</li> <li>b. Plot and find Gain Margin &amp; Phase Margin</li> </ol>
9	Design and Verify the functionality of First order Integrator using OPAMP
10	<p>Design a 4-bit R-2R based DAC for the given specification</p> <ol style="list-style-type: none"> <li>a. Draw the schematic and verify the following <ol style="list-style-type: none"> <li>i) DC Analysis ii) AC Analysis iii) Transient Analysis</li> </ol> </li> <li>b. Draw the Layout and verify the DRC, LVS</li> <li>c. Extract RC and back annotate the same and verify the Design</li> </ol>
11	<p>Design and characterize 6T binary SRAM cell and measure the following:</p> <ul style="list-style-type: none"> <li>• Read Time, Write Time, SNM, Power</li> </ul>

12	Demo experiment: Design and characterization of basic PLL for the given specifications
<b>Course outcomes (Course Skill Set):</b> On the completion of this laboratory course, the students will be able to: <ol style="list-style-type: none"><li>1. Students are able perform the Characterization of the basic MOS .</li><li>2. Design and simulate basic CMOS circuits like inverter, NOR gate and perform the post layout functionality check.</li><li>3. Design ,implement and analysis of analog, digital and mixed mode circuits</li><li>4. Learn the various issues in Mixed signal designs basically data converters</li></ol>	

Static Timing Analysis Lab		Semester	5
Course Code	<b>BVLL657A</b>	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	01	Total SEE+CIE	100
		Exam Hours	3 Hours
Examination type (SEE)	<b>Practical</b>		
<ul style="list-style-type: none"> <li>• <b>Course Learning objectives:</b></li> <li>• To understand the STA Environment and concepts.</li> <li>• To know standard cell library with timing model and delay model.</li> <li>• To study delay calculations and timing verification concepts of combinational and sequential circuits.</li> </ul>			
<b>Note: This Laboratory can be conducted using industry standard EDA tool like Cadence, Synopsis VLSI Tool</b>			
Sl.NO	Experiments		
1	Read the Library, report cells by constraint the design not to use OAI and AOI design also avoid using high capacitance cells.		
2	Declaring Ideal Clocks for four bit counter with multiple frequency (Single Clock Domains) <ol style="list-style-type: none"> <li>10 MHZ</li> <li>50 MHZ</li> </ol> Run the design by setting the each clock <ul style="list-style-type: none"> <li>-Report Slack w.r.t each clock</li> <li>-Report the timing, for each clock</li> </ul>		
3	Modelling Clock Jitter, Clock Skew and other effects for four-bit counter with 10 MHZ frequency <ul style="list-style-type: none"> <li>- Run design setting clock jitter and Skew</li> <li>-Report the timing</li> </ul>		
4	Net Delay and Buffer Insertion <ol style="list-style-type: none"> <li>Study the impact of interconnect resistance and capacitance on signal delay.</li> <li>Use EDA tool to simulate and measure net delay in a simple digital circuit.</li> <li>Implement buffer insertion to reduce delay in the critical path.</li> </ol>		
5	Clock Skew and its effect on Timing <ol style="list-style-type: none"> <li>Analyze clock skew in a flip-flop-based design.</li> <li>Measure clock arrival times at different flip-flops.</li> </ol>		
6	Setup and Hold Time Analysis in a 4-bit Counter <ol style="list-style-type: none"> <li>Perform setup and hold time analysis on a 4-bit binary counter.</li> <li>Modify the design and evaluate how changes in clock speed affect setup and hold violations.</li> </ol>		



	c) Apply timing constraints and analyze the effect on violations.
7	<p>Identifying and Resolving Setup Violations in a Register File</p> <p>a) Run STA on an 8-bit register file design to detect setup violations.  b) Investigate the root cause of violations and optimize the design to resolve them.  c) Apply appropriate timing constraints to ensure proper operation.</p>
8	<p>Critical Path Identification in a Ripple Carry Adder</p> <p>a) Use EDA tool to identify the longest delay path in a ripple carry adder (RCA).  b) Measure the impact of optimization on the design's critical path delay.</p>
9	<p>Multi-Cycle Path Constraints in a 2-Stage Pipeline</p> <p>a) Write and apply multi-cycle path constraints to a pipelined design.  b) Analyze the impact of multi-cycle constraints on timing margins and performance.  c) Verify timing violations are resolved using EDA Tool.</p>
10	<p>False Path Analysis Using a Multiplexer Circuit</p> <p>a) Identify false paths in a MUX-based control circuit using EDA Tool  b) Exclude false paths from STA by applying false path constraints in the SDC file.  c) Verify that false paths no longer appear in the timing report.</p>
11	<p>Writing Clock Constraints for a Dual-Clock Domain System</p> <p>a) Write clock constraints for a system with two clock domains operating at different frequencies.  b) Define the clock period, uncertain edges, and relationship between the clocks using SDC.  c) Verify the correct timing behaviour of the system using EDA Tool.</p>
<p><b>Course outcomes (Course Skill Set):</b>  At the end of the course the student will be able to:</p> <ul style="list-style-type: none"> <li>• Evaluate the delay of any given digital circuits</li> <li>• Setup the resources to perform the static timing analysis using EDA tool.</li> <li>• Prepare timing constraints for the design based on the required specification.</li> <li>• Generate the timing analysis report using EDA tool for different checks.</li> <li>• Perform verification and analyse the generated report to identify critical issues and bottleneck for the violation and suggest the techniques to make the design to meet required timing</li> </ul>	
<p><b>Suggested Learning Resources:</b>  Bhasker,R Chadha, “Static Timing Analysis for Nanometer Designs: APracticalApproach”, Springer2009.</p>	

--

System Modelling using Simulink		Semester	5
Course Code	<b>BEC657B</b>	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	01	Total SEE+CIE	100
		Exam Hours	2 Hours
Examination type (SEE)	<b>Practical</b>		
<b>Course objectives:</b>			
<ul style="list-style-type: none"> <li>Understand the basics of MATLAB Simulink used for engineering applications</li> <li>Simulation of the trigonometric functions and display of signals.</li> <li>Implementations of analog and digital systems using Simulink.</li> <li>Implement digital logic circuits using Simulink and display the output.</li> <li>Simulation of the analog and digital communication systems using Simulink.</li> </ul>			
<b>Sl.NO</b>	<b>Experiments</b>		
1	<p>a) Generate the following signals using Simulink and display these signals on a single scope with separate inputs. i) sinusoidal signal, ii) square signal, iii) sawtooth signal, and iv) random signal</p> <p>b) Perform the following operations using simulink and display the output. i) <math>y(t) = \sin 2t</math>, ii) <math>y(t) = \frac{d(\sin 2t)}{dt}</math>, iii) <math>y(t) = \int \sin 2t</math></p>		
2	<p>Solve the second order differential equations shown below using Simulink and display the output.</p> <p>i) <math>\frac{d^2y}{dt^2} + 2\frac{dy}{dt} + 5y = 1</math></p> <p>ii) <math>\frac{d^2y}{dt^2} + 3\frac{dy}{dt} + 4y = 5\cos 2t</math></p>		
3	Design and realize the second order low pass and high pass RC filters using Simulink.		
4	Design a BCD adder and use Simulink to simulate and verify its operation.		
5	<p>Design and Simulate the following using Simulink and verify its operation.</p> <p>a) 3-bit Up / Down Counter, b) 4-bit Ring Counter</p>		
6	Design and simulate the 4x1 Multiplexer and 1x4 Demultiplexer using Simulink		
7	<p>Find the step response of the following system functions given below, using Simulink.</p> <p>i) Continuous transfer function <math>H(s) = \frac{5(s+2)}{s(2s^2+4s+3)}</math></p> <p>ii) Discrete transfer function <math>H(z) = \frac{z^2-1.2z+1}{z^3-1.3z^2+z-0.2}</math></p>		
8	Realize the FIR filter given by the impulse response $h(n) = \{0.08, 0.21, 0.54, 0.86, 1, 0.86, 0.54, 0.21, 0.08\}$ using Simulink. Obtain the frequency response characteristics.		

9	Simulate the Amplitude Modulation and Demodulation using Simulink. Display the output signal and its spectrum.
10	Simulate the modulation & demodulation of a random binary data stream using QPSK using Simulink. Display the output signal and its spectrum.
<p><b>Course outcomes (Course Skill Set):</b> At the end of the course the student will be able to:</p> <ul style="list-style-type: none"> <li>• Create Simulink models to perform analog and digital computations.</li> <li>• Implement the Combinational Digital circuits and Sequential Digital Circuit models using Simulink.</li> <li>• Implement analog and digital systems using the transfer functions in s-domain and z-domain respectively.</li> <li>• Demonstration of analog and digital communication modulation and demodulation using Simulink.</li> </ul>	
<p><b>Assessment Details (both CIE and SEE)</b></p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p><b>Continuous Internal Evaluation (CIE):</b> CIE marks for the practical course are <b>50 Marks</b>. The split-up of CIE marks for record/ journal and test are in the ratio <b>60:40</b>.</p> <ul style="list-style-type: none"> <li>• Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.</li> <li>• Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.</li> <li>• Total marks scored by the students are scaled down to <b>30 marks</b> (60% of maximum marks).</li> <li>• Weightage to be given for neatness and submission of record/write-up on time.</li> <li>• Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.</li> <li>• In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.</li> <li>• The suitable rubrics can be designed to evaluate each student's performance and learning ability.</li> <li>• The marks scored shall be scaled down to <b>20 marks</b> (40% of the maximum marks).</li> </ul> <p>The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.</p>	
<p><b>Semester End Evaluation (SEE):</b></p> <ul style="list-style-type: none"> <li>• SEE marks for the practical course are 50 Marks.</li> <li>• <b>SEE shall be conducted by the two examiners. One from the same institute as an internal examiner and another from a different institute as an external examiner, appointed by the university.</b></li> <li>• The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.</li> <li>• All laboratory experiments are to be included for practical examination.</li> <li>• (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be</li> </ul>	

strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

**Suggested Learning Resources:**

1. Steven T. Karris, "Introduction to Simulink® with Engineering Applications", Orchard Publications, 2011, ISBN : 978-1934404218
2. Devendra K. Chaturvedi, "Modeling and Simulation of Systems Using MATLAB and Simulink", CRC Press Taylor & Francis Group, 2010, ISBN 9780815351382

IoT (Internet of Things) Lab		Semester	6
Course Code	BECL657C	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	01	Exam Hours	3
Examination type (SEE)	Practical		
<p><b>Course Objectives:</b> This course will enable students to</p> <ul style="list-style-type: none"> <li>To impart necessary and practical knowledge of components of the Internet of Things</li> <li>To develop skills required to build real-life IoT-based projects.</li> </ul>			
Sl.No.	Experiments		
1(i)	To interface LED/Buzzer with Arduino /Raspberry Pi and write a program to 'turn ON' LED for 1 sec after every 2 seconds.		
1(ii)	To interface the Push button/Digital sensor (IR/LDR) with Arduino /Raspberry Pi and write a program to 'turn ON' LED when a push button is pressed or at sensor detection.		
2 (i)	To interface the DHT11 sensor with Arduino /Raspberry Pi and write a program to print temperature and humidity readings.		
2(ii)	To interface OLED with Arduino /Raspberry Pi and write a program to print its temperature and humidity readings.		
3	To interface the motor using a relay with Arduino /Raspberry Pi and write a program to 'turn ON' the motor when a push button is pressed.		
4(i)	Write an Arduino/Raspberry Pi program to interface the Soil Moisture Sensor.		
4(ii)	Write an Arduino/Raspberry Pi program to interface the LDR/Photo Sensor.		
5	Write a program to interface an Ultrasonic Sensor with Arduino /Raspberry Pi.		
6	Write a program on Arduino/Raspberry Pi to upload temperature and humidity data to <a href="#">_thingspeak</a> cloud.		
7	Write a program on Arduino/Raspberry Pi to retrieve temperature and humidity data from <a href="#">_thingspeak _cloud</a> .		
8	Write a program to interface LED using Telegram App.		
9	Write a program on Arduino/Raspberry Pi to publish temperature data to the MQTT broker.		
10	Write a program to create a UDP server on Arduino/Raspberry Pi and respond with humidity data to the UDP client when requested.		
11	Write a program to create a TCP server on Arduino /Raspberry Pi and respond with humidity data to the TCP client when requested.		
12	Write a program on Arduino / Raspberry Pi to subscribe to the MQTT broker for temperature data and print it.		
<p><b>Course outcomes (Course Skill Set):</b> At the end of the course, the student will be able to:</p> <ul style="list-style-type: none"> <li>Explain the Internet of Things and its hardware and software components.</li> <li>Interface I/O devices, sensors &amp; communication modules.</li> <li>Remotely monitor data and control devices.</li> </ul>			

- Develop real-life IoT-based projects.

### **Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **Continuous Internal Evaluation (CIE):**

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment will be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- The record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- The total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage is to be given for neatness and submission of record/write-up on time.
- The department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

#### **Semester End Evaluation (SEE):**

- SEE marks for the practical course are 50 Marks.
- **SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.**
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted within the schedule mentioned in the university's academic calendar.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

**Suggested Learning Resources:**

- Vijay Madiseti, Arshdeep Bahga, Internet of Things. "A Hands-on Approach", University Press
- Dr. SRN Reddy, Rachit Thukral, and Manasi Mishra, "Introduction to Internet of Things: A Practical Approach", ETI Labs
- Pethuru Raj and Anupama C Raman, "The Internet of Things: Enabling Technologies, Platforms, and Use Cases", CRC Press
- Jeeva Jose, "Internet of Things", Khanna Publishing House, Delhi
- Adrian McEwen, "Designing the Internet of Things", Wiley
- Raj Kamal, "Internet of Things: Architecture and Design", McGraw Hill



Python Programming for Machine Learning Applications		Semester	6
Course Code	BECL657D	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	01	Exam Hours	3
Examination type (SEE)	Practical		
<p><b>Course Objectives:</b>  This course will enable students to</p> <ul style="list-style-type: none"> <li>To impart necessary and practical knowledge Machine Learning Algorithms</li> <li>To develop skills required to build real-life ML Algorithm projects.</li> </ul>			
Sl.No.	Experiments		
1	Solve the Tic-Tac-Toe problem using the Depth First Search technique.		
2	Show that the 8-puzzle states are divided into two disjoint sets, such that any state is reachable from any other state in the same set, while no state is reachable from any state in the other set.		
3	To represent and evaluate different scenarios using predicate logic and knowledge rules.		
4	To apply the Find-S and Candidate Elimination algorithms to a concept learning task and compare their inductive biases and outputs.		
5	To construct a decision tree using the ID3 algorithm on a simple classification dataset		
6	To assess how the ID3 algorithm performs on datasets with varying characteristics and complexity, examining overfitting, underfitting, and decision tree depth.		
7	To examine different types of machine learning approaches (Supervised, Unsupervised, Semi-supervised, and Reinforcement Learning) by setting up a basic classification problem and exploring how each type applies differently		
8	To understand how Find-S and Candidate Elimination algorithms search through the hypothesis space in concept learning tasks, and to observe the role of inductive bias in shaping the learned concept.		
9	To go through all stages of a real-life machine learning project, from data collection to model fine-tuning, using a regression dataset like the "California Housing Prices."		
10	To perform binary and multiclass classification on the MNIST dataset, analyze performance metrics, and perform error analysis.		
11	<b>Demo experiments</b>		
12	Demo experiments		

**Course outcomes (Course Skill Set):**

At the end of the course, the student will be able to:

- Apply machine learning algorithms to real life problems.
- Able to make use of different machine learning approaches.

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation (CIE):**

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment will be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- The record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- The total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage is to be given for neatness and submission of record/write-up on time.
- The department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- The marks scored shall be scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and marks of a test is the total CIE marks scored by the student.

**Semester End Evaluation (SEE):**

- SEE marks for the practical course are 50 Marks.
- **SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.**
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted within the schedule mentioned in the university's academic calendar.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%,

Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

**Suggested Learning Resources:**

**Text Book:**

1. Stuart J. Russell and Peter Norvig , Artificial Intelligence, 3rd Edition, Pearson,2015
2. Elaine Rich, Kevin Knight, Artificial Intelligence, 3rd Edition,Tata McGraw Hill,2013.
3. Tom M. Mitchell, Machine Learning, McGraw-Hill Education, 2013
4. AurelienGeron, Hands-on Machine Learning with Scikit-Learn &Tensor Flow , O'Reilly, Shroff Publishers and Distributors Pvt. Ltd 2019.