Model Question Paper-1/2 with effect from 2022-23 (CBCS Scheme)

USN

Sixth Semester B.E. Degree Examination VLSI Design and Testing (21EC63)

TIME: 03 Hours

Max. Marks: 100

21EC63

01. Answer any FIVE full questions, choosing at least ONE question from each MODULE. Note:

		Module -1	*Bloom's Taxonomy Level	Marks
Q.01	а	With necessary circuit diagram explain the operation of tristate inverter. Also realize 2:1 mux using tristate inverter.	L3	08
	b	Realize the CMOS gate for the following function $Y = \overline{A(B + C) + DE}$	L3	05
	c	Implement a D flipflop using transmission gate and explain its operation with necessary timing diagram	L3	07
		OR		
Q.02	а	Draw the circuit diagram of a CMOS inverter and with the help of its transfer characteristics, explain various regions of operation and derive the V _{out} equation for Region C.	L3	10
	b	Derive the equation for drain current of a MOSFET in non-saturated and saturated region of operation.	L3	06
	с	Compute the output voltage V_{out} in the pass transistor circuit shown in Fig.1 $V_{iv_3=2v} - V_{out}$ $V_{iv_1=4v} - V_{out}$ $V_{iv_1=4v} - V_{out}$ Fig.1	L3	04
Q. 03	a	Module-2 Explain the various steps in CMOS n-well process with necessary diagrams.	L3	10
	b	With neat diagrams, explain the lambda design rules for wires, contact cuts and Transistors.	L3	06
	с	Draw the stick diagram for the function $Y = \overline{ABC + D}$	L3	04
		OR		1
Q.04	a	Construct necessary equivalent circuits using RC delay model to compute the propagation delay of 3-input NAND Gate.	L3	10
	b	Make use of necessary waveforms to define the following terms (i) Propagation delay (ii) Contamination delay (iii)Rise time (iv) Fall time (v) Edge rate.	L3	06
	c	Make use of necessary circuit diagrams to compute logical effort of the following gates. (i)2-input NOR gate and (ii)3-input NAND Gate.	L3	04
		Module-3		

21EC63

Q. 05	а	Make use of necessary circuit diagram explain the operation of three transistor DRAM cell.	L3	10
	b	Explain the operation of full CMOS SRAM cell with necessary topology.	L3	10
Q. 06	а	Explain the operation of 4*4 NAND based ROM array with necessary	L3	08
	b	With necessary circuit diagram explain the operation of NOR flash memory cell with bias conditions	L3	08
	c	Explain the hysteresis characteristics of ferroelectric capacitor with	L3	04
		Module-4		
Q. 07	a	Differentiate between fault and failure with an example. Explain different	L3	05
	b	For the circuit shown in Fig.2 using Boolean difference (i) detect s@0 and s@1 at x2, (ii) determine partial Boolean difference for x2-1-n-p-F.	L4	10
		x_1 p p p r		
		Fig 2		
	C	Explain stuck open faults in CMOS circuits with an example	13	05
	C	OP		05
Q. 08	a	What is fault diagnosis? Explain one dimensional path sensitization technique for combinational circuits with an example.	L3	08
	b	Find the test pattern for line 6 s@0 for the circuit shown in Fig.3 using D Algorithm.	L4	12
		$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array}{}\\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} $ } \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} } \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} } \begin{array}{c} \end{array} \\		
O. 09	а	For the state table shown in Table 1 find (i)Response for 101 sequence	L4	10
~	u	(ii) Homing tree, (iii) Distinguishing tree		10
		Present Input		
		state $x = 0$ $x = 1$		
		A B0 D.0		
		B = A O B O		
		C = D 1 A 0		
		D $D1$ $C0$		
		D + D, I = 0, 0		
	<u> </u>	Table 1		0.7
	b	Explain the various phases involved in checking experiment based on	L3	05
1		sequential circuit structure.		

21EC63

	c	Explain the process of testing sequential circuit as iterative combinational	L3	05
OR				
Q. 10	a	Define the terms controllability and observability with an example.	L3	06
	b	With a neat logic diagram, explain clocked hazard free latches used in LSSD	L3	08
		Technique.		
	c	Explain any two Adhoc design rules for improving testability.	L3	06