Advanced Eng	gineering Mathematics	Semester	1	
Course Code	22MATEE11	CIE Marks	50	
Teaching Hours/Week (L: T:P: S)	L: T:P:S: 3:0:0:0	SEE Marks	50	
Total Hours of Pedagogy	40L	Total Marks	100	
Credits	03	Exam Hours	3	
Examination type (SEE)	Theory			
Course Objectives:				
 Apply discrete and continue 	uous probability distributions in analyzing	the probability mod	els	
arising in engineering field	1.			
 Learn the mathematical for 	ormulation of linear programming probler	n.		
Learn the mathematical for	ormulation of transportation problem.			
• Understand the concepts	of Complex variables and transformation	for solving Engineeri	ng	
Problems.				
 Learn the solutions of part 	tial differential equations numerically.			
1° -	· /			
These are sample Strategies, whic outcomes.	These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.			
	Module-1			
Linear Algebra-I: Introduction t	o vector spaces and sub-spaces, defin	itions, illustrative e	xample.	
Linearly independent and depen	dent vectors- Basis-definition and proble	ms. Linear transforr	nations-	
definitions. Matrix form of linear	transformations-Illustrative examples (Tex	(t Book:1).		
	Module-2			
Linear Algebra-II: Computation of method. Orthogonal vectors and Book:1)	of eigen values and eigen vectors of real d orthogonal bases. Gram-Schmidt ortho	symmetric matrices ogonalization proces	-Given's ss (Text.	
	Module-3			
Calculus of Variations: Concept of functional- Eulers equation. Functional dependent on first and higher order derivatives, Functional on several dependent variables. Isoperimetric problems-variation problems with moving boundaries. (Text.Book:2)				
Module-4				
Probability Theory: Review of ba	sic probability theory. Definitions of rand	lom variables and p	robability	
distributions, probability mass	and density functions, expectation, n	noments, central r	noments,	
characteristic functions, probability generating and moment generating functions-illustrations. Poisson,				
Gaussian and Erlang distributions	examples. (Text Book: 3)			
Engineering Applications on Ran process. Auto-correlation function	aom processes: Classification. Stationar - properties, Gaussian random process. (y, WSS and ergodic Text Book: 3)	: random	

#@31102023

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Understand vector spaces, basis, linear transformations and the process of obtaining matrix of linear transformations arising in magnification and rotation of images.
- 2. Apply the technique of singular value decomposition for data compression, least square approximation in solving inconsistent linear systems
- 3. Utilize the concepts of functional and their variations in the applications of communication systems, decision theory, synthesis and optimization of digital circuits.
- 4. Learn the idea of random variables (discrete/continuous) and probability distributions in analyzing the probability models arising in control systems and system communications.
- 5. Analyze random process through parameter-dependent variables in various random processes.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only
 one assignment for the course shall be planned. The schedule for assignments shall be planned
 properly by the course teacher. The teacher should not conduct two assignments at the end of the
 semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two
 assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

#@31102023

Suggested Learning Resources:

Books

- 1. David C.Lay, Steven R. Lay and J.J.McDonald, "Linear Algebra and its Applications", Pearson Education Ltd., 5th Edition, 2015
- 2. E. Kreyszig, "Advanced Engineering Mathematics", Wiley, 10th edition, 2015
- 3. Scott L.Miller, Donald G. Childers, "Probability and Random Process with application to Signal Processing", Elsevier Academic Press, 2nd Edition, 2013

Web links and Video Lectures (e-Resources):

- http://www.digimat.in/nptel/courses/video/111106051/L01.html
- https://archive.nptel.ac.in/courses/111/104/111104025/
- https://archive.nptel.ac.in/courses/111/104/111104079/

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

VLSI DESIGN WITH VERILOG		Semester	1
Course Code	22LVL12	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 Hours Theory + 10-12 Lab Slots	Total Marks	100
Credits	04	Exam Hours	3+3
Examination nature (SEE)	Theory and Practical		
Course objectives: To understand the operation of MOS transistor, Scaling and Small Geometry Effects. Realization of the basic IC design concepts. To study Static Characteristics, Switching Characteristics and Interconnect Effect of MOS Inverter.			

• To provide the insight of Semiconductor Memories, Dynamic Logic Circuits and BiCMOS Logic Circuits.

Teaching-Learning Process (General Instructions)

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

MODULE-1

MOS Transistor: The Metal Oxide Semiconductor (MOS) Structure, The MOS System under External Bias, Structure and Operation of MOS Transistor, MOSFET Current-Voltage Characteristics, MOSFET Scaling and Small- Geometry Effects.

MOS Inverters-Static Characteristics: Introduction, Resistive-Load Inverter, Inverters with n_Type MOSFET Load

MODULE-2

MOS Inverters-Static Characteristics: CMOS Inverter.

MOS Inverters: Switching Characteristics and Interconnect Effects: Introduction, Delay-Time Definition, Calculation of Delay Times, Inverter Design with Delay Constraints, Estimation of Interconnect Parasitics, Calculation of Interconnect Delay, Switching Power Dissipation of CMOS Inverters.

MODULE-3

Semiconductor Memories: Introduction, Dynamic Random Access Memory (DRAM), Static Random Access Memory (SRAM)

Basic BiCMOS Circuits: Static Behavior, Switching Delay in BiCMOS Logic Circuits, BiCMOS Applications.

MODULE-4

Dynamic Logic Circuits: Introduction, Basic Principles of Pass Transistor Circuits, Voltage Bootstrapping, Synchronous Dynamic Circuit Techniques, Dynamic CMOS Circuit Techniques, High Performance Dynamic CMOS circuits



Basics of verilog : Typical HDL-flow, whyVerilog IIDL?, trends in HDLs.

Gate-Level Modeling: Modeling using basic Verilog gate primitives, description of and/or and buf/not type

gates, rise, fall and turn-off delays, min, max, and typical delays.

BehavioralModeling: Structured procedures, initial and always, blocking and non- blocking statements, delay control, generate statement, event control, conditional statements, Multiway branching, loops, sequential and parallel blocks.

PRACTICAL COMPONENT OF IPCC(*May cover all / major modules*)

SI.NO	Experiments
1	Write Verilog code for SR and verify the flip flop.
2	Write Verilog code for D and verify the flip flop.
3	Write Verilog code for JK and verify the flip flop
4	Write Verilog code for T and verify the flip flop.
5	Write Verilog code for MSJK and verify the flip flop.
6	Write Verilog code for counter with given input clock and check whether it works as clock divider performing division of clock by 2, 4, 8 and 16.
7	Verify the functionality of the code Model in Verilog for a full adder and add functionality to perform logical operations of XOR, XNOR, AND and OR gates. Write test bench with appropriate input patterns to verify the modeled behavior.
8	Capture the schematic of CMOS inverter with load capacitance of $0.1pF$ and set the widths of inverter with Wn = Wp, Wn = 2Wp, Wn = Wp/2 and length at selected technology. Carry out the following:
	i Set the input signal to a pulse with rise time, fall time of 1ns and pulse width of 10ns and time
	period of 20ns and plot the input voltage and output voltage of designed inverter?
	ii. From the simulation results compute tpHL, tpLH and td for all three geometrical settings of width?
	iii Tabulate the results of delay and find the best geometry for minimum delay for CMOS inverter?
Course	outcomes (Course Skill Set):
At the	end of the course, the student will be able to:
•	Analyse issues of On-chip interconnect Modelling and interconnect delay calculation.
•	Analyse the Switching Characteristics in Digital Integrated Circuits.
•	Use the Dynamic Logic circuits in state-of-the-art VLSI chips.
•	Study critical issues such as ESD protection, Clock distribution, Clock buffering, and Latch phenomenon.
•	Use Bipolar and Bi-CMOS circuits in very high speed design.
Assess	ment Details (both CIE and SEE)
The we	eightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The
minimu	um passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE
minimu	um passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass
in the	course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE
(Contir	nuous Internal Evaluation) and SEE (Semester End Examination) taken together.
The IPC	C means the practical portion integrated with the theory of the course. CIE marks for the theory
compo	nent are 25 marks and that for the practical component is 25 marks .
CIE for	the theory component of the IPCC
• 25	marks for the theory component are split into 15 marks for two Internal Assessment Tests (Two Tests, #@31102023

each of 15 Marks with 01-hour duration, are to be conducted) and **10 marks** for other assessment methods mentioned in 22OB4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.

- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks)**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (duration 02/03 hours) after completion of all the experiments shall be conducted for 50 marks and scaled down to 10 marks.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**)

- 5. The question paper will have ten questions. Each question is set for 20 marks.
- 6. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 7. The students have to answer 5 full questions, selecting one full question from each module.
- 8. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

 The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.

• SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.

 The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Suggested Learning Resources:

Books

- **1.** "Sung Mo Kang & Yusuf Leblebici", CMOS Digital Integrated Circuits: Analysis and Design, Tata McGraw-Hill, Third Edition.
- **2.** "Neil Weste and K. Eshraghian", Principles of CMOS VLSI Design: A System Perspective Pearson Education (Asia) Pvt. Ltd. Second Edition, 2000.
- **3.** "Douglas A Pucknell& Kamran Eshraghian", Basic VLSI Design PHI 3rd Edition
- **4.** Samir Palnitkar, "Verilog HDL: A Guide to Digital Design and Synthesis", Pearson Education, Second Edition.

Web links and Video Lectures (e-Resosurces):

- http://www.nptelvideos.com/video.php?id=2431&c=4
- https://nptel.ac.in/courses/108106069
- <u>https://nptel.ac.in/courses/108106158</u>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• Design fast adders using verilog.

• Design multipliers using Verilog

ADVANCED	EMBEDDED SYSTEMS	Semester	1
Course Code	22LVL13	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 3:0:0	SEE Marks	50
Total Hours of Pedagogy	40L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

Course objectives:

- To understand basic concepts of Embedded Systems.
- To know development of Hardware Software co-design in Embedded System.
- To understand Architecture of ARM-32 bit Microcontroller.
- To analyse Instruction sets by Assembly basics, Instruction list and description.
- To learn Cortex-M3 programming using C language concepts and Microcontroller Software Interface Standard concepts.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

Module-1

Embedded System: Embedded vs General computing system, classification, application and purpose of ES. Core of an Embedded System, Memory, Sensors, Actuators, LED, Opto coupler, Communication Interface, Reset circuits, RTC, WDT, Characteristics and Quality Attributes of Embedded Systems

Module-2

Embedded System (Continued): Hardware Software Co-Design, embedded firmware design approaches, computational models, embedded firmware development languages, Integration and testing of Embedded Hardware and firmware, Components in embedded system development environment (IDE), Files generated during compilation, simulators, emulatorsand debugging

Module-3

ARM-32 bit Microcontroller: Thumb-2 technology and applications of ARM, Architecture of ARM Cortex M3, Various Units in the architecture, General Purpose Registers, Special Registers, exceptions, interrupts, stack operation, reset sequence.

Module-4

Instruction Sets: Assembly basics, Instruction list and description, useful instructions,

Memory Systems: Memory maps, Memory access attributes ,Default Memory Access Permissions ,Bit band operations ,Endian Mode .

Module-5

Exceptions, Nested Vector interrupt controller design, Systick Timer, Cortex-M3 Programming using assembly and C language, CMSIS .

#@31102023

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system.
- 2. Explain the hardware software co-design and firmware design approaches.
- 3. Understand the suitability of the instruction sets of ARM processors to design of embedded systems.
- 4. Acquire the knowledge of the architectural features of ARM CORTEX M3, a 32-bitmicrocontroller including memory map, interrupts and exceptions.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only
 one assignment for the course shall be planned. The schedule for assignments shall be planned
 properly by the course teacher. The teacher should not conduct two assignments at the end of the
 semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two
 assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 9. The question paper will have ten questions. Each question is set for 20 marks.
- 10. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 11. The students have to answer 5 full questions, selecting one full question from each module.
- 12. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

1. K. V. Shibu , "Introduction to embedded systems", TMH education Pvt. Ltd. 2009

- 2. Joseph Yiu, "The Definitive Guide to the ARM Cortex-M3", Newnes, (Elsevier) 2nd edn, 2010.
- 3. James K. Peckol , "Embedded systems A contemporary design tool", John Wiley, 2008

Web links and Video Lectures (e-Resources):

- <u>https://nptel.ac.in/courses/108102045</u>
- <u>https://archive.nptel.ac.in/courses/106/105/106105193/</u>
- https://archive.nptel.ac.in/courses/106/105/106105163/

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Assembly language programs to perform arithmetic and logical operations.
- Assembly language program to turn on/off LEDs
- Assembly language program to Interface ARM microcontroller with ADC,DAC,LCD etc

VI	SI TESTING	Semester	1
Course Code	22LVL14	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

Course objectives:

- Understand the fundamentals of data structures and their applications in logic building and project assessment.
- Understand the concept of linked lists and sorting techniques.
- Acquire the knowledge of algorithms of queues and stacks.
- Analyze the concepts of Binary trees.
- To Understand Graphs and its algorithms.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

Module-1

Faults in digital circuits: Failures and Faults, Modeling of faults, Temporary Faults.

Logic Simulation: Applications, Problems in simulation based design verification, types of simulation, The unknown logic values, compiled simulation, event-driven simulation, Delay models, Element evaluation, Hazard Detection, Gate-level event-driven Simulation

Module-2

Test generation for Combinational Logic circuits: Fault Diagnosis of digital circuits, Test generation techniques for combinational circuits, Detection of multiple faults in Combinational logic circuits.

Module-3

Testable Combinational logic circuit design: Testable design of multilevel combinational circuits, Synthesis of random pattern testable combinational circuits, Path delay fault testable combinational logic design, Testable PLA design.

Module-4

Design of testable sequential circuits: Controllability and observability, Ad-Hoc design rules for improving testability, design of diagnosable sequential circuits, the scan-path technique for testable sequential circuit design, Level Sensitive Scan Design (LSSD), Random Access Scan Technique, Partial scan, testable sequential circuit design using Non scan Techniques, Cross check, Boundary Scan.

Module-5

Built-In Self Test: Test pattern generation for BIST, Output response analysis, Circular BIST, BIST Architectures.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Analyze the need for fault modelling and testing of digital circuits
- 2. Generate fault lists for digital circuits and compress the tests for efficiency
- 3. Apply the various techniques to enhance testability of combinational circuits
- 4. Apply boundary scan technique to validate the performance of digital circuits
- 5. Design built-in self-tests for complex digital circuits

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 13. The question paper will have ten questions. Each question is set for 20 marks.
- 14. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 15. The students have to answer 5 full questions, selecting one full question from each module.
- 16. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. LalaParag K," Digital Circuit Testing and Testability New York", Academic Press 1997.
- 2. Abramovici M, Breuer M A and Friedman A "Digital Systems Testing and Testable Design" D Wiley 1994.

- 3. Vishwani D Agarwal" Essential of Electronic Testing for Digital, Memory and Mixed Signal Circuits" Springer 2002.
- 4. Wang, Wu and Wen Morgan" VLSI Test Principles and Architectures" Kaufmann, 2006.

Web links and Video Lectures (e-Resources):

- http://www.digimat.in/nptel/courses/video/117105137/L14.html
- https://archive.nptel.ac.in/courses/106/105/106105185/
- https://archive.nptel.ac.in/courses/117/106/117106092/

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Verilog/SystemVerilog program to find the functional coverage, code coverage etc.
- Verilog/SystemVerilog program to test a logic using BIST method.
 - •

ASIC DESIGN		Semester	1
Course Code	22LVL15	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

Course objectives:

- To learn ASIC methodologies and programmable logic cells to implement a function on IC.
- To Analyse back-end physical design flow, including partitioning, floor-planning, placement, and routing.
- To Gain sufficient theoretical knowledge for carrying out FPGA and ASIC designs.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

Module-1

Introduction to ASICs: Full custom, Semi-custom and Programmable ASICs, ASIC Design flow, ASIC cell libraries.

CMOS Logic: Data path Logic Cells: Data Path Elements, Adders: Carry skip, Carry bypass, Carry save, Carry select, Conditional sum, Multiplier (Booth encoding), Data path Operators, I/O cells, Cell Compilers.

Module-2

.ASIC Library Design: Logical effort: Predicting Delay, Logical area and logical efficiency, Logical paths,

Multi stage cells, Optimum delay and number of stages, library cell design.

Programmable ASIC Logic Cells: MUX as Boolean function generators, Acted ACT: ACT 1, ACT 2 and ACT 3 Logic Modules, Xilinx LCA:XC3000 CLB, Altera FLEX and MAX, Programmable ASIC I/O Cells: Xilinx and Altera I/O Block.

Module-3

Low-level design entry: Schematic entry: Hierarchical design, The cell library, Names, Schematic Icons &

Symbols, Nets, Schematic Entry for ASICs, Connections, vectored instances & buses, Edit in place, attributes, Netlist screener.

ASIC Construction: Physical Design, CAD Tools System partitioning, Estimating ASIC size.

Partitioning: Goals and objectives, Constructive Partitioning, Iterative Partitioning Improvement, KL, FM and Look Ahead algorithms.

Module-4

Floor planning and placement: Goals and objectives, Measurement of delay in Floor planning, Floor

planning tools, Channel definition, I/O and Power planning and Clock planning.

Placement: Goals and Objectives, Min-cut Placement algorithm, Iterative Placement Improvement, Time driven placement methods, Physical Design Flow.

#Module_53

Routing: Global Routing: Goals and objectives, Global Routing Methods, Global routing between blocks, Back- annotation. Detailed Routing: Goals and objectives, Measurement of Channel Density, Left-Edge Algorithm, Area-Routing Algorithms, Multilevel routing, Timing –Driven detailed routing, Final routing steps, Special Routing, Circuit extraction and DRC.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Describe the concepts of ASIC design methodology, data path elements, logical effort.
- 2. Analyze the design of ASICs suitable for specific tasks, perform design entry and explain the physical design flow
- 3. Design data path elements for ASIC cell libraries and compute optimum path delay.
- 4. Create floor plan including partition and routing with the use of CAD algorithms.
- 5. Design CAD algorithms and explain how these concepts interact in ASIC design.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 17. The question paper will have ten questions. Each question is set for 20 marks.
- 18. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 19. The students have to answer 5 full questions, selecting one full question from each module.
- 20. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Michael John Sebastian Smith, "Application Specific Integrated Circuits", Addison- Wesley Professional, 2005
- 2. Neil H.E. Weste, David Harris, and Ayan Banerjee, "CMOS VLSI Design: A Circuits and Systems Perspective", Addison Wesley/ Pearson education 3rdedition, 2011
- 3. VikramArkalgudChandrasetty, "VLSI Design: A Practical Guide for FPGA and ASIC Implementations" Springer, ISBN: 978-1-4614-1119-2. 2011
- 4. RakeshChadha, Bhasker J, "An ASIC Low Power Primer", Springer, ISBN: 978-14614-4270-7.
- 5. Peter J. Ashenden Digital Design (Verilog): An Embedded Systems Approach Using Verilog,1st Edition, Kindle Edition

Web links and Video Lectures (e-Resources): #@31102023

- <u>https://nptel.ac.in/courses/117106092</u>
- https://archive.nptel.ac.in/courses/106/105/106105193/
- <u>https://archive.nptel.ac.in/courses/106/105/106105161/</u>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Analyze the transistor behaviour and plot VI characteristics.
- Draw the analog architecture of inverter using suitable tool and analyze the characteristics for different w_p/w_n values.

RESEARCH MI	ETHODOLOGY AND IPR	Semester	1
Course Code	22RMI16	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 3:0:0	SEE Marks	50
Total Hours of Pedagogy	40L	Total Marks	100
Credits	03	Exam Hours	3 s
Examination type (SEE)	Theory		

Course objectives:

Thiscoursewillenablestudents:

• To give an overview of the research methodology and explain the technique of defining a research problem

• To explain the functions of the literature review in research.

• To explain carrying out a literature search, its review, developing theoretical and conceptual frameworks and writing a review.

- To explain various research designs and their characteristics.
- To explain the details of sampling designs, and also different methods of data collections.

• To explain the art of interpretation and the art of writing research reports.

• To explain various forms of the intellectual property, its relevance and business impact in the changing global business environment.

• To discuss leading International Instruments concerning Intellectual Property Rights

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

Module-1

Research Methodology: Introduction, Meaning of Research, Objectives of Research, Types of

Research, Research Approaches, Significance of Research, Research Methods versus Methodology,

Research and Scientific Method, Research Process, Criteria of Good Research, Problems Encountered by

Researchers in India.

Defining the Research Problem: Research Problem, Selecting the Problem, Necessity of Defining the Problem, Technique Involved in Defining a Problem, An Illustration.

Module-2

Reviewing the literature: Place of the literature review in research, Bringing clarity and focus to

research problem, Improving research methodology, Broadening knowledge base in research area,

Enabling contextual findings, Review of the literature, searching the existing literature, reviewing the

selected literature, Developing a theoretical framework, Developing a conceptual framework, Writing about the literature reviewed.

Module-3

Design of Sample Surveys: Design of Sampling: Introduction, Sample Design, Sampling and Non-sampling Errors, Sample Survey versus Census Survey, Types of Sampling Designs.

Measurement and Scaling: Qualitative and Quantitative Data, Classifications of Measurement Scales, Goodness of Measurement Scales, Sources of Error in Measurement, Techniques of Developing Measurement Tools, Scaling, Scale Classification Bases, Scaling Technics, Multidimensional Scaling, Deciding the Scale.

Data Collection: Introduction, Experimental and Surveys, Collection of Primary Data, Collection of Secondary Data, Selection of Appropriate Method for Data Collection, Case Study Method.

Module-4

Testing of Hypotheses: Hypothesis, Basic Concepts Concerning Testing of Hypotheses, Testing of Hypothesis, Test Statistics and Critical Region, Critical Value and Decision Rule, Procedure for Hypothesis Testing, Hypothesis Testing for Mean, Proportion, Variance, for Difference of Two Mean, for Difference of Two Proportions, for Difference of Two Variances, P-Value approach, Power of Test, Limitations of the Tests of Hypothesis.

Chi-square Test: Test of Difference of more than Two Proportions, Test of Independence of Attributes, Test of Goodness of Fit, Cautions in Using Chi Square Tests

Module-5 Interpretation and Report Writing: Meaning of Interpretation, Technique of Interpretation, Precaution in Interpretation, Significance of Report Writing, Different Steps in Writing Report, Layout of the Research Report, Types of Reports, Oral Presentation, Mechanics of Writing a Research Report, Precautions for Writing Research Reports. Intellectual Property: The Concept, Intellectual Property System in India, Development of TRIPS Complied.

Course outcome (Course Skill Set)

- At the end of the course, the student will be able to :
- Describe the concepts of ASIC design methodology, data path elements, logical effort.
- Analyze the design of ASICs suitable for specific tasks, perform design entry and explain the physical design flow
- Design data path elements for ASIC cell libraries and compute optimum path delay.
- Create floor plan including partition and routing with the use of CAD algorithms.
- Design CAD algorithms and explain how these concepts interact in ASIC design.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 21. The question paper will have ten questions. Each question is set for 20 marks.
- 22. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 23. The students have to answer 5 full questions, selecting one full question from each module.
- 24. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 6. Michael John Sebastian Smith, "Application Specific Integrated Circuits", Addison- Wesley Professional, 2005
- 7. Neil H.E. Weste, David Harris, and Ayan Banerjee, "CMOS VLSI Design: A Circuits and Systems Perspective", Addison Wesley/ Pearson education 3rdedition, 2011
- 8. VikramArkalgudChandrasetty, "VLSI Design: A Practical Guide for FPGA and ASIC Implementations" Springer, ISBN: 978-1-4614-1119-2. 2011
- 9. RakeshChadha, Bhasker J, "An ASIC Low Power Primer", Springer, ISBN: 978-14614-4270-7.
- 10. Peter J. Ashenden Digital Design (Verilog): An Embedded Systems Approach Using Verilog,1st Edition, Kindle Edition

- <u>https://onlinecourses.nptel.ac.in/noc22_ge08/preview</u>
- <u>https://onlinecourses.nptel.ac.in/noc22_hs01/preview</u>
- https://onlinecourses.nptel.ac.in/noc22_hs05/preview

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

•

VLSI D	esign Lab-1	Semester	
Course Code	22LVSL17	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	L: T:P:S: 1:0:2:0	SEE Marks	50
Credits	02	Total Marks	100
	Duratio	Exam Hours	3
Examination type (SEE)	Practic	al	
 Understand the features of CAD 	tool in VISI design		
 Design and varify the behavior of 	digital circuits using digital flow		
Design and verify the behavior of	digital circuits using digital now		
Synthesize the circuit in VLSi tool			
 Verify the design using a logic ana 	llyzer		
Analyse physical design			
	ASIC-Digital Design Flow		
CADENCE/SYNOPSYS/MENTOR GRAP	PHICS/TANNER or any other equivalent	t Tool	
			PART-A
Write Verilog Code for the following	circuits and their Test Bench for veri	fication, observe the	
wave technological library (constrain	its to be given). Do the initial timing v	verification with gate	
level simulation.			
1.An inverter, Buffer, Transmission ga	ite and basic gates		
2.Flip flop - RS, D, JK, MS, T			
3.4-bit counter [Synchronous & Async	chronous counter]		
	FPGA DIGITAL DESIGN		
FPGA/CPLD Boards with Xilinx or any	y other equivalent		
i Carry Binnle Adder	8-01		PARI-D
i. Carry Ripple Adder			
ii. Carry Look Anead adder			
III.Carry Skip Adder			
2. write verilog code for 8-bit	rignod)		
i.Array Multiplication (Signed and Uns	signea)		
II.Booth Multiplication (Radix-4)			
3.Write Verilog code for 4/8-bit			
I.Magnitude Comparator			
II.LFSR			
iii.Parity Generator			
iv.Universal Shift Register			
Design a Mealy and Moore Sequence	e Detector using Verilog to detect Sequ	ence. Eg 11101 (with	
and without overlap) any sequence ca	an be specified.		

#@31102023

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- Understand the features of CAD tool in VLSI design.
- Design and verify the behavior of digital circuits using digital flow
- Synthesize the circuit in VLSI tool
- Verify the design using a logic analyzer
- Analyse physical design

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce
 Semester End Evaluation (SEE):
- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by

examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in - 60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

٠

VLSI PROCE	SSING TECHNOLOGY	Semester	2
Course Code	22LVL21	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L: T:P:S: 2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40L	Total Marks	100
Credits	3	Exam Hours	3
Examination type (SEE)	Theory		
Course objectives: • Tounderstandthetheoreticala • Toanalysedopingprofilesand • Tolearntheartoflithographyv • Toanalyseplasmadischargep • Tounderstandimplantationp Teaching-Learning Process (Gener These are sample Strategies, which to	andpracticalaspectofverylargescaleintegration dmaterialpropertieswithSOItechnology. withdifferenttechniques. propertiesandthediagnostictechniques. rocessandapplicabilityofmetallizationschem ral Instructions) eachers can use to accelerate the attainment	on ne. c of the various course outc	omes.
Crystal Growth and Wafer Pr CzochralskiCrystalGrowing.	Module-1 reparation: Introduction, Electronic-Gr	ade Silicon,	
Epitaxy:Introduction,Vapour	-PhaseEpitaxy.		
Lithegraphy Introduction Optical	Module-2	Lithography IonLithograp	
Litiography. Introduction, Optical	Eurography, Electron Eurography, A-ray	Ennography, IonEnnograp	Jiiy.
	Module-3		
ReactivePlasmaEtching:Introducti	on,PlasmaProperties,Feature-		
SizeControlandAnisotropicEtchMec and Equipment, SpecificEtchProces	chanisms,OtherPropertiesofEtchProcesses,F sses.	ReactivePlasma-EtchingTe	chniques
	Module-4		
Ion Implantation : Introduction,Rat Implantation.	ngeTheory,Implantation Equipment, Anne	aling,ShallowJunctions,Hi	gh-Energy
	Module-5		
Metallization :Introduction,Metal terning,Metallizationproblems .	llizationApplications,MetallizationChoi	ces,PhysicalVaporDepo	sition,Pat
Course outcomes (Course Skill Set At the end of the course, the student 1. Understand the major s 2. Illustrate particular proc 3. Apply standard enginee 4. Analyse the specific pla): will be able to: teps in the fabrication process of VL cessing steps in achieving required p ering for different lithographic metho asma process used in semiconductor	SI circuits. barameters. ods. industry	f various

5. Apply implantation process for VLSI devices and discuss the limitations of various metallization schemes..

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. "S. M. Sze, "VLSI Technology", McGraw-Hill, Second Edition.
- 2. S.K. Ghandhi, "VLSI Fabrication Principles", John Wiley Inc., New York, 1994, Second Edition.

Web links and Video Lectures (e-Resources):

- https://archive.nptel.ac.in/courses/117/108/102108078/
- <u>https://archive.nptel.ac.in/content/storage2/courses/103106075/Courses/Lecture15</u>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Analyze the transistor behaviour and plot VI characteristics.
- Draw the analog architecture of inverter using suitable tool and analyze the characteristics for different w_p/w_n values.

DESIGN OF ANALOG AN	D MIXED MODE VLSI CIRCUITS	Semester	2	
Course Code	22LVL22	CIE Marks	50	
Teaching Hours/Week (L:T:P: S)	L:T:P: 3:0:2:0	SEE Marks	50	
Total Hours of Pedagogy	40 Hours Theory + 10-12 Lab Slots	Total Marks	100	
Credits	04	Exam Hours	3+3	
Examination nature (SEE)	Theory and Practical			
Course objectives: • TounderstandthebasicphysicsandoperationofMOSdevices. • TostudySingle-StageandDifferentialAmplifiers. • TolearnDataConverterSpecificationsandArchitectures. • TounderstandSingleendedDifferentialAmplifierandoperations. • TolearnarchitectureofDataconverterincludesADC(AnalogtoDigital)andDAC(DigitaltoAnalog)Converters Teaching-Learning Process (General Instructions) These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.				
BasicMOSDevicePhysics:Generale	MODULE-1 considerations,MOSI/VCharacteristics,secondor	rdereffects,MOSde	evicemo	
	MODULE-2			
SinglestageAmplifier:BasicConcept	s,CommonSourcestage,Sourcefollower.			
	MODULE-3			
SinglestageAmplifier:common-gatestage,CascodeStage,choiceofdevicemodels.				
	MODULE-4			
DifferentialAmplifiers:Singleender response,DifferentialpairwithMOSI	danddifferentialoperation,Basicdifferentialpair, oads,Gilbert cell.	Commonmode		
	MODULE-5			
DataConverterArchitectures:DA	C&ADCSpecifications,CurrentSteeringDAC,C	hargeScalingDAC,	FlashADC,S	

PRACTICAL COMPONENT OF IPCC(May cover all / major modules)

PKAU	IICAL COMPONENT OF IFCC(May cover all / major modules)
SI.NO	Experiments
1	1. Design an Inverter with given specifications*, completing the
	design flow mentioned below:
	a. Draw the schematic and verify the following
	i) DC Analysis
	ii) Transient Analysis
	b. Draw the Layout and verify the DRC, ERC
	c. Check for XX
	d. Extract RC and back annotate the same and verify the Design
	e. Verify & Optimize for Time, Power and Area to the given
	Constraint
2	2.Design the following circuits with given specifications*, completing the
	design flow mentioned below:
	a. Draw the schematic and verify the following
	i) DC Analysis
	ii) AC Analysis
	iii) Transient Analysis
	b. Draw the Layout and verify the DRC, ERC, LVS
	c. Check for XX
	d. Extract RC and back annotate the same and verify the Design
	i) Single Stage differential amplifier
	ii) Common source amplifier
Course	outcome (Course Skill Set)
At the e	end of the course, the student will be able to :
•	Use efficient analytical tools for quantifying the behavior of basic circuits by inspection.
	Design high-performance amplifier circuits with the trade-offs between speed precision and
	now a dissinction
•	Design and study the behavior of phase-locked-loops for the applications.
•	Identify the critical parameters that affect the analog and mixed-signal VLSI circuits'
	performance
•	Perform calculations in the digital or discrete time domain, more sophisticated data converters
	to translate the digital data to and from inherently analog world
Assess	nent Details (hoth CIF and SFF)
The we	isotrage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum
passing	mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is
35% of	the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a
minimu	m of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester
End Ex	amination) taken together.
The IPC	CC means the practical portion integrated with the theory of the course. CIE marks for the theory component are
25 mar	ks and that for the practical component is 25 marks.
CIE	the theory component of the IDCC
	r me meory component of the IPCC
⊥	marks for the theory component are spin into 15 marks for two internal Assessment fests (1 wo fests, each of 15

Marks with 01-hour duration, are to be conducted) and 10 marks for other assessment methods mentioned in

22OB4.2. The first test at the end of 40-50% coverage of the syllabus and the second test after covering 85-90% of the syllabus.

- Scaled-down marks of the sum of two tests and other assessment methods will be CIE marks for the theory component of IPCC (that is for **25 marks**).
- The student has to secure 40% of 25 marks to qualify in the CIE of the theory component of IPCC.

CIE for the practical component of the IPCC

- **15 marks** for the conduction of the experiment and preparation of laboratory record, and **10 marks** for the test to be conducted after the completion of all the laboratory sessions.
- On completion of every experiment/program in the laboratory, the students shall be evaluated including viva-voce and marks shall be awarded on the same day.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test (**duration 02/03 hours**) after completion of all the experiments shall be conducted for 50 marks and scaled down to **10 marks**.
- Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **25 marks**.
- The student has to secure 40% of 25 marks to qualify in the CIE of the practical component of the IPCC.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course

(duration 03 hours)

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored by the student shall be proportionally scaled down to 50 Marks

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper may include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be 10 (40% of maximum marks-25) in the theory component and 10 (40% of maximum marks -25) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 sub-questions are to be set from the practical component of IPCC, the total marks of all questions should not be more than 20 marks.
- SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify for the SEE. Marks secured will be scaled down to 50.
- The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#@31102023

Suggested Learning Resources:

Books

- 1. "BehzadRazavi", Design of Analog CMOS Integrated Circuits, TMH 2007.
- 2. "R. Jacob Baker", CMOS Circuit Design, Layout, and Simulation, Wiley Second Edition
- **3.** "Phillip E. Allen, Douglas R. Holberg", CMOS Analog Circuit Design Oxford University Press Second Edition.

Web links and Video Lectures (e-Resources):

- https://nptel.ac.in/courses/117107094
- https://nptel.ac.in/courses/117106034

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Analyze the transistor behaviour and plot VI characteristics.
- Draw the analog architecture of inverter using suitable tool and analyze the characteristics for different w_p/w_n values.

ADVANCES IN VLSIDESIGN		Semester	2
Course Code	22LVL231	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

Course oSbjectives:

- TounderstandImplementationstrategiesfordigitalICSfromcustomtosemicustomArrayDesign.
- ToknowperformanceparametersofCMOScircuits,
- TolearnTimingissuesofdigitalsystem,MemorydesignandProgrammablelogicdevice(PLD).

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

Module-1

Implementation Strategies For Digital ICS: Introduction, From Custom to Semicustom and Structured ArrayDesignApproaches,CustomCircuitDesign,Cell-

BasedDesignMethodology,StandardCell,CompiledCells,Macrocells,MegacellsandIntellectualProperty,Semi-CustomDesignFlow,Array-BasedImplementationApproaches, Pre-diffused (or Mask-Programmable) Arrays, Pre-wired Arrays, Perspective-The ImplementationPlatformoftheFuture.

Module-2

CopingWithInterconnect:Introduction,CapacitiveParasitics,CapacitanceandReliability-CrossTalk,Capacitance and Performance in CMOS, Resistive Parasitics, Resistance andReliability-OhmicVoltageDrop,Electromigration,ResistanceandPerformance-RCDelay,InductiveParasitics,InductanceandReliability-VoltageDrop,InductanceandPerformance-TransmissionLineEffects,AdvancedInterconnectTechniques,Reduced-SwingCircuits,Current-ModeTransmissionTechniques,Perspective:Networks-on-a-Chip.

Module-3

TimingIssuesInDigitalCircuits:Introduction,TimingClassificationofDigitalSystems,SynchronousInterconne ct,MesochronousInterconnect,PlesiochronousInterconnect,AsynchronousInterconnect,Synchronous Design — An In-depth Perspective, Synchronous Timing Basics, Sources of Skew and Jitter, Clock-Distribution Techniques, Latch-Base Clocking, Self-Timed Circuit Design, Self-Timed Logic An AsynchronousTechnique,Completion-SignalGeneration,Self-TimedSignaling,PracticalExamplesofSelf-TimedLogic, Synchronizers and Arbiters, Synchronizers-Concept and Implementation, Arbiters, Clock Synthesis and Synchronization Using a Phase-Locked Loop, Basic Concept, Building Blocksof a PLL.

Module-4

 $\label{eq:construction} Designing Memory and Array Structures: Introduction, Memory Classification, Memory Architectures and Building Blocks, The Memory Core, Read-Only Memories, Nonvolatile Read-Write Memories, Read-$

WriteMemories(RAM),Contents-

 $\label{eq:addressable} Addressable or Associative Memory (CAM), Memory Peripheral Circuitry, The Address Decoders, Sense Amplifiers, Voltage References, Drivers/Buffers, Timing and Control.$

Module-5

Designing Memory and Array Structures: Memory Reliability and Yield, Signal-to-Noise Ratio, Memory yield, PowerDissipation in Memories, Sources of PowerDissipation in Memories, Partitioning of the memory, Address Dataretentiondissipation, CaseStudiesinMemoryDesign: The Programmable ingtheActivePowerDissipation, Logic Array (PLA), А 4Mbit SRAM, А 1 Gbit NAND Flash Memory, Perspective: Semiconductor Memory Trends and Evolutions.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Apply design automation for complex circuits using the different implementation methodology like custom versus semi-custom, hardwired versus fixed, regular array versus ad-hoc.
- 2. Use the approaches to minimize the impact of interconnect parasitics on performance, power dissipation and circuit reliability
- 3. Impose the ordering of the switching events to meet the desired timing constraints using synchronous, clocked approach.
- 4. Infer the reliability of the memory
- 5. Understand the role of peripheral circuitry such as the decoders, sense amplifiers, drivers and control circuitry in the design of reliable and fast memories

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Jan M Rabey, AnanthaChandrakasan, BorivojeNikolic, "Digital Integrated Circuits-A Design Perspective", PHI, 2ndEdition
- 2. M. Smith, "Application Specific Integrated circuits", Addison Wesley, 1997
- 3. Wang, Wu and Wen, "VLSI Test Principles and Architectures", Morgan Kaufmann, 2006
- 4. H. Veendrick, "MOS ICs: From Basics to ASICs", Wiley-VCH, 1992

Web links and Video Lectures (e-Resources):

- .<u>https://archive.nptel.ac.in/courses/108/106/108106158/</u>
- <u>https://nptel.ac.in/courses/106106130</u>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

• Using suitable tool, design and analyze the behaviour of carry-select, carry-save, carry-lookahead and Brent-kung adder.
NANO-	ELECTRONICS	Semester	
Course Code	22LVL232	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40 L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

- TounderstandOverviewofNanoscienceandengineering.
- TolearnQuantum confinementinsemiconductornanostructures.
- Toanalyzedifferentfabricationprocessandphysicalprocess.
- Tounderstandvarioustypesofmethodsofmeasuringpropertiesandapplications of Nanoelectronics

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

Module-1

Introduction:Overviewofnanoscienceandengineering.Developmentmilestonesinmicrofabricationandelectroni

cindustry. Moores' law and continued miniaturization, Classification of Nanostructures,

Electronic properties of atoms and solids: Isolated atom, Bonding between atoms, Giant molecular solids, Freeelectron models and energy bands, crystalline solids, Periodicity of crystal lattices, Electronic conduction,

effects of nanometer length scale, Fabrication methods: Top down processes, Bottom upprocesses methods for templating the growth of nanomaterials, or dering of nanosystems

Module-2

Characterization: Classification, Microscopic techniques, Field ion microscopy, scanning probe techniques,diffractiontechniques:bulkandsurfacediffractiontechniques,spectroscopytechniques:photon,radiofr equency,electron, surfaceanalysisanddeptprofiling:electron,mass, Ion have Pachestrometry Tachniquesformeroparty. Measurementumechanical electron megnetic thermalproperties

 $beam, Reflectrometry, Techniques for property\ Measurement: mechanical, electron, magnetic, thermal properties$

Module-3

Inorganicsemiconductornanostructures:overviewofsemiconductorphysics.Quantumconfinementinsemicon ductor nanostructures: quantum wells, quantum wires, quantum dots, super-lattices, band offsets,

andelectronicdensityofstates.

CarbonNanostructures:Carbon molecules, Carbon Clusters, Carbon Nanotubes, application of Carbon Nanotubes.

Module-4

Fabrication techniques: requirements of ideal semiconductor, epitaxial growth of quantum wells, lithographyandetching, cleaved-

edgeovergrowth, growthofvicinal substrates, strain induced dots and wires, electrostatically induced dots and wires, Quantum well width fluctuations, thermally annealed quantum wells, semiconductornanocrystals, colloidal quantum dots, self-assembly techniques.

Module-5

#@31102023

Physical processes: modulation doping, quantum hall effect, resonant tunneling, charging effects, ballistic carriertransport, Inter band absorption, intra band absorption, Light emission processes, phonon bottleneck, quantumConfinedstarkeffect,nonlineareffects,coherenceanddephasing,characterizationofsemiconductor nanostructures:opticalelectricalandstructural

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Know the principles behind Nanoscience engineering and Nanoelectronics.
- 2. Apply the knowledge to prepare and characterize nanomaterials.
- 3. Know the effect of particles size on mechanical, thermal, optical and electrical properties of nanomaterials.
- 4. Design the process flow required to fabricate state of the art transistor technology.
- 5. Analyze the requirements for new materials and device structure in the future.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

- 1. Ed Robert Kelsall, Ian Hamley, Mark Geoghegan, "Nanoscale Science and Technology", John Wiley, 2007
- Charles P Poole, Jr, Frank J Owens, "Introduction to Nanotechnology", John Wiley Copyright 2006, Reprint 2011.
- 3. Ed William A Goddard III, Donald W Brenner, Sergey E. Lyshevski, Gerald J Iafrate, "Hand Book of Nanoscience Engineering and Technology", CRC press, 2003.

Web links and Video Lectures (e-Resources):

- .<u>https://nptel.ac.in/courses/118104008</u>
- <u>https://nptel.ac.in/courses/118102003</u>

- Using suitable tool, design and analyze the behaviour of different nano-materials.
- Using suitable tool, design and analyze the behaviour of different nono-electronics circuits.

STATIC	FIMINGANALYSIS	Semester	2
Course Code	22LVL233	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40 L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

- TounderstandtheSTAEnvironmentandconcepts.
- Toknowstandardcelllibrarywithtimingmodelanddelaymodel.
- Tostudydelaycalculationsandtimingverificationconceptsofflip-flops

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes. **1.** 2

Module-1

Introduction: Nanometer Designs, What is Static Timing Analysis? Why Static Timing Analysis?, Crosstalk

andNoise, Design Flow, CMOS Digital Designs, FPGA Designs, Asynchronous Designs, STA at Different

Design Phases, Limitations of Static Timing Analysis, Power Considerations, Reliability Considerations

STA Concepts: CMOS Logic Design, BasicMOS Structure, CMOS Logic Gate, Standard Cells, Modeling

of CMOSCells, Switching Waveform, Propagation Delay, Slewofa Waveform, Skewbetween Signals, Timing Arcs and Unateness, Minand MaxTiming Paths, Clock Domains, Operating Conditions

Module-2

 $Standard Cell Library: {\tt PinCapacitance, TimingModeling, Linear TimingModel, Non-timingModel, Non-time terms of the term of term of$

LinearDelayModel,Example ofNon-Linear, Delay Model Lookup,Threshold Specifications andSlew DeratingTiming Models-Combinational Cells, Delay and Slew Models, Positive or Negative Unate, General Combinational Block, TimingModels - Sequential Cells, Synchronous Checks: Setup and Hold, Example of Setupand Hold Checks, NegativeValues in Setup and Hold Checks, Asynchronous Checks, Recovery and Removal Checks Pulse Width Checks,Example of Recovery, Removal and Pulse Width Checks, Propagation Delay, State- Dependent Models XOR,XNORandSequentialCells,InterfaceTimingModelforaBlackBox,AdvancedTimingModeling,ReceiverPi nCapacitance, Specifying Capacitance at the Pin Level, Specifying Capacitance at the Timing Arc Level, OutputCurrent, Models for Crosstalk Noise Analysis, DC Current, Output Voltage, Propagated Noise, Noise Models forTwo-Stage Cells, Noise Models for Multi-stage and sequential Cells, Other Noise Models, Power DissipationModeling,ActivePower

Module-3

Interconnect Parasitics: RLC for Interconnect, Wireload Models, Interconnect Trees, SpecifyingWire loadModels, Representation of Extracted Parasitic, Detailed Standard Parasitic Format, Reduced Standard ParasiticFormat, Standard Parasitic Exchange Format, Representing Coupling Capacitances, Hierarchical Methodology,Block Replicated in Layout, Reducing Parasitic for Critical Nets, Reducing Interconnect Resistance, Increasing WireSpacing,Parasitics forCorrelatedNets.

DelayCalculation:

layoutTiming,Post-

layoutTiming,CellDelayusingEffectiveCapacitance,InterconnectDelay,ElmoreDelay,HigherOrderInterconne ct Delay Estimation, Full Chip Delay Calculation, Slew Merging, Different Slew Thresholds, DifferentVoltageDomains,PathDelayCalculation,CombinationalPathDelay,PathtoaFlip-flop,InputtoFlipflopPath, Flip-floptoFlip-flopPath,MultiplePaths,SlackCalculation.

Module-4

Configuring the STAEnvironment: What is the STAEnvironment?

Specifying Clocks, Clock Uncertainty, Clock Latency, Generated Clocks, Example of Master Clock at Clock GatingCell Output, Generated Clock using Edge and Edge shift Options, Generated Clock using Invert Option, ClockLatencyforGeneratedClocks,TypicalClockGenerationScenario,ConstrainingInput

Paths, ConstrainingOutput Paths, Example A, ExampleB, ExampleTimingPath Groups, ModelingofExternal Attributes, ModelingDriveStrengths, Modeling CapacitiveLoad, Design RuleChecks, VirtualClocks

Module-5

Timing Verification: Setup Timing Check, Flip-flop to Flip-flop Path, Input to Flip-flop Path, Input Path with ActualClock, Flip flop to Output Path, Input to Output Path, Frequency Histogram, Hold Timing Check, Flip-flop to Flip-flop Path, Hold Slack Calculation, Input to Flip-flop Path, Flip-flop to Output Path, Flip-flop to Output Path, Hold Slack Calculation, Input to Flip-flop Path, Flip-flop to Output Path, Flip-flop to Output Path, Flip-flop to Output Path, Kerovery TimingCheck, TimingacrossClockDomains, SlowtoFast ClockDomains, Fast to Slow Clock Domains, Half-cycle Path-Case 1, Half-cycle Path -Case 2, Fast to Slow Clock Domain, Slow toFastClock

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Evaluate the delay of any given digital circuits.
- 2. Prepare the resources to perform the static timing analysis using EDA tool.
- 3. Prepare timing constraints for the design based on the specification.
- 4. Generate the timing analysis report using EDA tool for different checks.
- 5. Perform verification and analyse the generated report to identify critical issues and bottleneck for the violation and suggest the techniques to make the design to meet timing

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Bhasker, R Chadha, "Static Timing Analysis for Nanometer Designs: A Practical Approach", Springer 2009 Reference Books
- 2. Sridhar Gangadharan, Sanjay Churiwala, "Constraining Designs for Synthesis and Timing Analysis A Practical Guide to Synopsis Design Constraints (SDC)", Springer, 2013
- 3. NareshMaheshwari and SachinSapatnekar, "Timing Analysis and Optimization of Sequential Circuits", Springer Science and Business Media, 1999

Web links and Video Lectures (e-Resources):

- .<u>https://nptel.ac.in/courses/117106149</u>
- <u>https://onlinecourses.nptel.ac.in/noc22_hs126/preview</u>

- Verilog/SystemVerilog program to find the timing violations of a digital circuit.
- Verilog/SystemVerilog program to find the crosstalk/noise of a digital circuit.

LOWPOV	VERVLSIDESIGN	Semester	2	
Course Code	22LVL241	CIE Marks	50	
Teaching Hours/Week (L: T:P: S)	L:T:P: 2:2:0:0	SEE Marks	50	
Total Hours of Pedagogy	40 L	Total Marks	100	
Credits	03	Exam Hours	3	
Examination type (SEE)	Theory			
 Course objectives: TostudyState-of-theartapprox Tounderstandpowerdissipation 	achesofpowerestimationandreduction. onatvariouslevelsofdesign			
Teaching-Learning Process (Gener These are sample Strategies, which te	al Instructions) achers can use to accelerate the attainment of the	various course outco	mes.	
	Module-1			
Introduction: Need for low p	ower VLSI chips, charging and dischar	ging capacitance,	short	
circuitcurrentinCMOSleakagecu	rrent, static current, basic principles of low pow	verdesign,lowpowo	erfigu	
reof merits.			C	
Simulationnoworonalysis SDIC	Presirauitsimulation MontaCarlosimulation			
Sinulationpower analysis.SFIC	Lectreuitsimulation, MonteCarlosimulation.			
	Module-2			
ciallatchesandflipflops,lowpowe	erdigitalcelllibrary,adjustabledevicethresho	ldvoltage.	on,spe	
	Module-3			
Logic:Gate reorganization,sig	nalgating,logic encoding,statemachineen	coding,pre-compu	tation	
logic				
logic.				
LowpowerClockDistribution: F	Powerdissipationinclockdistribution singled	riverVsdistributed	lbuffe	
	owerdissipationineroexcisuroation,singled	inver v suistributee	loune	
rs.				
Module-4				
LowpowerArchitecture&Systems:Power&performancemanagement,switchingactivityreduction,flowgra				
phtransformation.				
Lowpowermemorydesign:Intro subsystem.	duction, sources and reductions of powerdissi	pationinmemory		
	Module-5			
Algorithm&ArchitecturalLeve	IMethodologies:Introduction,designflow,A	Algorithmiclevelar	nalysis&	
optimization, Architecturallevele	stimation&synthesis.			
· · ·	-			
AdvancedTechniques: Adiabatic computation, Asynchronous circuits.				

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Identify the sources of power dissipation in CMOS circuits.
- 2. Perform power analysis using simulation-based approaches and probabilistic analysis.
- 3. Use optimization and trade-off techniques that involve power dissipation of digital circuits.
- 4. Make the power design a reality by making power dimension an integral part of the design process.
- 5. Use practical low power design techniques and their analysis at various levels of design abstraction and analyse how these are being captured in the latest design automation environments.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Gary K. Yeap, "Practical Low Power Digital VLSI Design", Kluwer Academic, 1998.
- 2. Jan M. Rabaey, MassoudPedram, "Low Power Design Methodologies", Kluwer Academic, 2010.
- 3. Kaushik Roy, Sharat Prasad, "Low-Power CMOS VLSI Circuit Design" Wiley, 2000
- 4. P. Chandrasekaran and R. W. Broadersen, "Low power digital CMOS design", Kluwer Academic, 1995.
- 5. A Bellamour and M I Elmasri, "Low power VLSI CMOS circuit design", Kluwer Academic, 1995.

Web links and Video Lectures (e-Resources):

- <u>https://archive.nptel.ac.in/course</u>.
- https://www.digimat.in/nptel/courses/video/106101060/L01.html

- Analyze power consumption of a circuit using SPICE simulation
- Analyze the power dissipation in memory sub-system

So	C DESIGN	Semester	2
Course Code	22LVL242	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40 L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

- ToDescribetheorganizationandimplementationofthe3-and5-stagepipelineARMprocessorcores
- $\bullet \quad To Understand the needshigh-level language (in this case, C) in application development$
- ToKnowtheissuesinvolvedindebuggingsystemsinembeddedprocessorcoresandintheproductiontestingof board-levelsystems.
- TolearndifferentARMintegercores, conceptof memory hierarchy and management
- ToDescribetheorganizationandimplementationofthe3-and5-stagepipelineARMprocessorcores

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

Module-1

ARMOrganizationandImplementation:3-stagepipelineARMorganization,5-

stagepipelineARMorganization,ARMinstructionexecution,ARMimplementation,TheARMcoprocesso rinterface.

The ARM Instruction Set: Introduction, Exceptions, Conditional execution, Branch and Branch with Link (B, BL), Branch, BranchwithLinkandexchange(BX, BLX), SoftwareInterrupt(SWI).

Module-2

The ARM Instruction Set (Continued) Data processing instructions, Multiply instructions, Count leading zeros(CLZ - architecture v5T only), Single word and unsigned byte data transfer instruction, Half-word and signed bytedata transfer instructions, Multiple register transfer instructions, Swap memory and register instructions (SWP), Status register to general register transfer instructions, General register to status register transfer instructions, Coprocessor instructions, Coprocessor data operations, Coprocessor data transfers, Breakpointinstruction(BRK-

architecturev5Tonly), Unusedinstructionspace, Memoryfaults, ARM architecture

Module-3

Architectural Support for High-Level Languages: Abstraction in software design, Data types, Floating-pointdata types, The ARM floating-point architecture, Expressions, Conditional statements ,Loops, Functions and procedures,Useofmemory, Run-timeenvironment.

Module-4

 $\label{eq:architecturalSupportforSystemDevelopment: The ARM memory interface, The Advanced Microcontr oller Bus Architecture (AMBA), The ARM reference peripheral specification, Hardware system prototypin gtools, The ARM ulator, The JTAG boundary scantest architecture, The ARM debug architecture, Embedded Trace, Signal processing support$

Module-5

#@31102023

ARM Processor Cores: ARM7TDMI, ARM8, ARM9TDMI, ARM10TDMI, Discussion, Example and exercises. **MemoryHierarchy**:Memorysizeandspeed,On-chipmemory,Caches,Cachedesign-anexample,Memorymanagement,Examplesandexercises

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Apply the 3- and 5-stage pipeline ARM processor cores and analyse the implementation iss
- 2. Use the concepts and methodologies employed in designing a System- on-chip (SoC) based around a microprocessor core and in designing the microprocessor core itself.
- 3. Understand how SoCs and microprocessors are designed and used, and why a modern processor is designed the way that it is.
- 4. Use integrated ARM CPU cores (including Strong ARM) that incorporate full support for memory management.
- 5. Analyze the requirements of a modern operating system and use the ARM architecture to address the same

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Steve Furber "ARM System-On-Chip Architecture" Addison Wesley, 2ndedition
- 2. Joseph Yiu "The Definitive Guide to the ARM Cortex-M3", Newnes, (Elsevier), 2nd edition, 2010.
- 3. SudeepPasricha and NikilDutt," On-Chip Communication Architectures: System on Chip Interconnect", Morgan Kaufmann Publishers, 2008.
- 4. Michael Keating, Pierre Bricaud "Reuse Methodology Manual for System on Chip designs", Kluwer Academic Publishers, 2ndedition, 2008.

Web links and Video Lectures (e-Resources):

- https://archive.nptel.ac.in/courses/106/106/106106134/.
- <u>https://archive.nptel.ac.in/courses/106/105/106105193/</u>

- Design and analyze Advanced Microcontroller Bus Architecture (AMBA)
- The JTAG boundary scan test architecture for SoC,

SYST	EM VERILOG	Semester	2
Course Code	22LVL243	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40 L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

- TounderstandtheconceptsofVerificationprocess.
- ToknowtheconceptsofSystemVerilog.
- TogaintheessentialknowledgetowritetheVerificationCode.
- TolearnRandomizationofsystemVerilog.
- Toexaminefunctionalcoveragedependingupondatasample.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

2. .

Module-1

VerificationGuidelines:Theverificationprocess,basictestbenchfunctionality,directedtesting,methodologybasi cs,constrainedrandomstimulus,randomization,functionalcoverage,testbenchcomponents,layered testbench.

Module-2

DataTypes:BuiltinDatatypes,fixedanddynamicarrays,Queues,associativearrays,linkedlists,arraymethods,cho osing a storage type, creating new typeswith typedef, creatinguser defined structures, typeconversion,Enumeratedtypes,constantsandstrings,Expressionwidth

Module-3

Connecting the test bench and design: Separating the test

anddesign, Theinterfaceconstruct, Stimulustiming, Interface driving and sampling, System Verilog assertions.

Module-4

Randomization:Introduction,RandomizationinSystemVerilog,Constraintdetails,Solutionprobabilities,Validcon straints,Inlineconstraints,Random numberfunctions,Commonrandomizationproblems

Module-5

Functional Coverage: Coverage types, Coverage strategies, Simple coverage example, Anatomy of Covergroup and Coverage strategies, Simple coverage example, Anatomy of Covergroup and Coverage strategies, Simple coverage example, Anatomy of Covergroup and Coverage example, Simple coverage example, Anatomy of Covergroup and Coverage example, Simple coverage example, Anatomy of Covergroup and Coverage example, Simple coverage example coverage example, Simple coverage ex

Triggering a Cover group, Data sampling, Cross coverage, Generic Cover groups, Coverage options, Analyzing coveragedata, measuring coveragestatistics during simulation.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Apply the System Verilog concepts to verify the design.
- 2. Understand the datatypes of System Verilog
- 3. Apply constrained random tests benches using System Verilog.
- 4. Understand Randomization
- 5. Appreciate Functional Coverage.

bench

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Chris Spear, "System Verilog for Verification A guide to learning the Test bench language features", Springer Publications Second Edition, 2010.
- 2. Stuart Sutherland, Simon Davidmann, Peter Flake, "System Verilog for Design- A guide to using system Verilog for Hardware design and modelling", Springer Publications Second Edition, 2006.

Web links and Video Lectures (e-Resources):

- .<u>https://archive.nptel.ac.in/course.html</u>
- <u>https://nptel.ac.in/courses/106105182</u>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

•

	VLSI D	esign Lab-II	Semester	
Course Co	ode	22LVLL26	CIE Marks	50
Teaching	Hours/Week (L:T:P: S)	L: T:P:S: 1:0:2:0	SEE Marks	50
Credits		02	Total Marks	100
			Exam Hours	3
Examinat	ion type (SEE)	Practical		
Course of	ojectives:			
• . Un	derstand the features of CAD	tool in VLSI design.		
• Desi	gn and verify the behavior of	digital circuits using digital flow		
 Svnt 	hesize the circuit in VLSI tool			
 Vori 	fy the design using a logic and	luzor		
• Anai	yse physical design			
Experime	ntsto beconductedusingsuita	ableCADtool		
SI.NO		Experiments		
1	DesignanInverter withgiven	${\sf specifications}^*, {\sf completing the design flowm}$	entionedbelow:	
	a Drawtheschema	ticandverify the following		
	i) DCAnaly	sis		
	ii) Transier	ntAnalysis		
	b. DrawtheLayouta	nd verifytheDRC,ERC		
	c. CheckforXX			
	d. ExtractRCandbackannotatethesameandverifytheDesign			
2	Verify&OptimizeforTime,PowerandAreatothegivenconstraint***			
2		in the specifications, completing the desi	ginowinentioneube	210.00
	a. Drawtheschema	ticandverifythe following		
	i) DCAnaly	sis		
	ii) ACAnaly	vsis		
	iii) Transie	ntAnalysis		
	b. DrawtheLayout a	and verifytheDRC,ERC,LVS		
	d ExtractRCandba	- kannotatethesameandverifytheDesign		
	i) SingleSta	agedifferentialamplifier		
	ii) Commo	nsourceamplifier		
	iii) Design	an op-amp with given specification* using	differential amplifie	er
	Comn	nonsourceamplifierinlibrary**		
	Desig	na4 bitR-2RbasedDAC forthegivenspecifica	tion**	
3	[DesignanIntegratorusingOPAMP (FirstOrde	r)	
4	D	esignaDifferentiatorusingOPAMP (FirstOrd	er)	
5	Designandcha	aracterizeabasicSigmadeltaADC fromtheava	ailabledesigns.	
	(Anyotherexperiments may	peadded insupportiveofthecourse)		
	*Appropriatespecificationsh	ouldbegiven.		
	**Applicable Libraryshould	peadded&informationshouldbegiventothe	Designer.	
		***Anappropriate constraint shouldbegive	n	

#@31102023

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

- Understand the features of CAD tool in VLSI design.
- Design and verify the behavior of digital circuits using digital flow
- Synthesize the circuit in VLSI tool
- Verify the design using a logic analyzer
- Analyse physical design

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course are **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment is to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments are designed by the faculty who is handling the laboratory session and are made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to **30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct a test of 100 marks after the completion of all the experiments listed in the syllabus.
- In a test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
 Semester End Evaluation (SEE):
- SEE marks for the practical course are 50 Marks.
- SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the Head of the Institute.
- The examination schedule and names of examiners are informed to the university before the conduction of the examination. These practical examinations are to be conducted between the schedule mentioned in the academic calendar of the University.
- All laboratory experiments are to be included for practical examination.
- (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.
- Students can pick one question (experiment) from the questions lot prepared by the examiners jointly.
- Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by

examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in - 60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% of Marks allotted to the procedure part are to be made zero.

The minimum duration of SEE is 02 hours

Suggested Learning Resources:

٠

Course Code			2
	22LVL31	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L: T:P:S: 3:2:0:0	SEE Marks	50
Total Hours of Pedagogy	50L	Total Marks	100
Credits	4	Exam Hours	3
Examination type (SEE)	Theory	i	
• To understand the basic ph	ysics and operation of MOS devices.		
• To study Single-Stage and	Differential Amplifiers.		
• To learn Data Converter St	pecifications and Architectures.		
• To understand Single ende	d Differential Amplifier and operatio	ns.	
• To learn architecture of Da	ata converter includes ADC (Analog t	o Digital) and DAC(Digital to	Analog)
Converters.			0,
Feaching-Learning Process (Gener These are sample Strategies, which t	ral Instructions) eachers can use to accelerate the attain	ment of the various course outc	omes.

Module-2

Tractable and intractable problems: Decision Problems, Complexity Classes, NP-completeness and NP-

VLSI Design Automation tools: Algorithmic and System Design, Structural and Logic Design, Transistor-

Algorithmic graph theory and computational complexity: Terminology, Data Structures for the

Representation of Graphs, Computational Complexity, Examples of Graph Algorithms.

DesignMethods and Technologies.

hardness,

levelDesign, Layout Design, Verification Methods.

Placement and partitioning: Circuit Representation, Wire-length Estimation, Types of Placement Problem, Placement Algorithm, Partitioning.

Module-3

Routing: Types of Local Routing Problems, Area Routing, Channel Routing, Introduction to Global Routing, Algorithms for Global Routing.

Simulation: General Remarks on VISI Simulation, Gate-level Modeling and Simulation, Switch-level Modeling and Simulation.

Module-4

Differential Amplifiers: Single ended and differential operation, Basic differential pair, Common mode response, Differential pair with MOS loads, Gilbert cell.

Module-5

Data Converter Architectures: DAC & ADC Specifications, Current Steering DAC, Charge Scaling DAC, Flash ADC, Successive Approximation ADC.

#@31102023

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Use efficient analytical tools for quantifying the behavior of basic circuits by inspection.
- 2. Design high-performance, amplifier circuits with the trade-offs between speed, precision and power dissipation.
- 3. Design and study the behavior of phase-locked-loops for the applications.
- 4. Identify the critical parameters that affect the analog and mixed-signal VLSI circuits' performance
- 5. Perform calculations in the digital or discrete time domain, more sophisticated data converters to translate the digital data to and from inherently analog world.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

1. "Behzad Razavi", Design of Analog CMOS Integrated Circuits, TMH 2007.

- 2. "R. Jacob Baker", CMOS Circuit Design, Layout, and Simulation, Wiley Second Edition
- 3. "Phillip E. Allen, Douglas R. Holberg", CMOS Analog Circuit Design Oxford University Press Second Edition.

Web links and Video Lectures (e-Resources):

•

- . https://nptel.ac.in/courses/107108011
- <u>https://archive.nptel.ac.in/courses/106/105/106105161/</u>

FINFETS AND OTHER	MULTI-GATE TRANSISTORS	Semester	3
FinFETs and Other Multi-Gate Transistors	22LVL321	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	L:T:P: 3:0:0	SEE Marks	50
Total Hours of Pedagogy	40L	Total Marks	100
Credits	03	Exam Hours	3
Examination nature (SEE)	Theory		

- To learn the evolution of SOI MOS transistor.
- To have an insight into thin film formation techniques and advanced gate stack deposition.
- To enable the students to analyse physics behind BSIM-CMG.
- To analyse the electrostatics of the multi-gate MOS system.
- To realise the interrelationship between the multi-gate FET device properties and digital and analog circuits

Teaching-Learning Process (General Instructions)

These are sample Strategies; that teachers can use to accelerate the attainment of the various course outcomes.

1. .

MODULE-1

The SOI MOSFET: From Single Gate to MultiGate: brief history of Multiple - Gate MOSFETs, MultiGate MOSFET physics.

MODULE-2

Multigate MOSFET Technology : Introduction, Active Area: Fins, Gate Stack

MODULE-3

IM- CMG: A Compact Model for Mult-Gate Transistors : Introduction, Framework for MultiGate FET Modeling, MultiGate Models, BSIM-CMG and BSIM-IMG, BSIM-CMG.

MODULE-4

Physics of the MultiGate MOS system : Device electrostatics, Double gate MOS system, Two-dimensional confinement.

MODULE-5

Multi-Gate MOSFET circuit Design : Introduction, Digital Circuit Design, Analog Circuit Design

Course outcomes (Course Skill Set):

At the end of the course, the student will be able to:

- List out the advantages and challenges of Multi-gate Fin FETs.
- Describe thin film formation technique, gate stack deposition and physics beyond BSIM-CMG.
- Analyse electrostatics of multi-gate MOS system and corelate multigate FET device properties and elementary digital and analog circuits.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 5. The question paper will have ten questions. Each question is set for 20 marks.
- 6. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 subquestions), **should have a mix of topics** under that module.
- 7. The students have to answer 5 full questions, selecting one full question from each module.
 - Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources: Books

- **1.** J.P.Colinge,: FinFETs and other Multi-Gate Transistors, springer, Series on Integrated Circuits and Systems.
- 2. Samar Saha, : Fin FET Devices for VLSI Circuits and Systems, CRC Press, First Edition, 2020
- **3.** Weihua Han, Zhiming M. Wang, : Toward Quantum FinFET, Springer Cham, First Edition 2021.

4. Yogesh singh Chauhan, Darsen D, et.al , FinFET Modeling for IC Simulation and Design: using the BSIM-CMG standard, Academic Press, 2015.

Web links and Video Lectures (e-Resources):

- https://archive.nptel.ac.in/courses/108/108/108108111/
- <u>https://archive.nptel.ac.in/courses/117/107/117107149/</u>

VLSI DESIGN FO	OR SIGNAL PROCESSING	Semester	3
Course Code	22LVL322	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		-
 Course objectives: To learn the Transformation techniques To understand the Power reacapacitance reduction To analyse area reduction u To create Strategies for arith To create Strategies for arith Teaching-Learning Process (Genern These are sample Strategies, which to . 	s for high speed design using pipelining, duction transformations for supply voltag sing folding techniques metic implementation metic implementation ral Instructions) eachers can use to accelerate the attainme	retiming, and parallel proces re reduction as well as for stre ent of the various course outc	sing ngth or omes.
	Module-1		
Introduction to DSP Systems: Typ Technologies, Representations of DS Iteration Bounds: Data flow gr ComputingIteration Bound, Iteration	ical DSP Algorithms, DSP Application I P Algorithms. aph Representations, loop bound an a Bound of multi rate data flow graphs.	Demands and Scaled CMOS d Iteration bound. Algorit	thms for
	Module-2		
Pipelining and Parallel Processing processing for low power. Retiming : Definition and Properties	pipelining of FIR Digital Filters, paralle , Solving Systems of Inequalities, Retimi	l processing, Pipelining and p ng Techniques.	parallel
	Module-3		
Unfolding : An Algorithm for Unfold Application of Unfolding. Folding : Folding Transformation Architectures, Folding of Multirate	ling, Properties of Unfolding, Critical pa , Register Minimization Techniques, Systems.	th, Unfolding and Retiming, Register Minimization in	Folded
	Module-4		
Systolic Architecture Design : syste Vector, Matrix-Matrix Multiplication containing Delays.	olic array design Methodology, FIR sys on and 2D systolic Array Design, Syst	stolic array, Selection of Sch colic Design forspace repres	eduling entation
Fast convolution : Cook-Toom Alg of fast convolution Algorithm by Insp	orithm, Winograd Algorithm, Iterated c	convolution, cyclic convoluti	on Design
	Module-5		

Module-5

Pipelined and Parallel Recursive and Adaptive Filter: Pipeline Interleaving in Digital Filter, first order IIR digital Filter, Higher order IIR digital Filter, parallel processing for IIR filter, Combined pipelining and parallel processing for IIR Filter, Low power IIR Filter Design Using Pipelining and parallel processing, pipelined adaptive digital filter.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Illustrate the use of various DSP algorithms and addresses their representation using block diagrams, signal flow graphs and data-flow graphs
- 2. Use pipelining and parallel processing in design of high-speed /low-power
- 3. applications
- 4. Apply unfolding in the design of parallel architecture.
- 5. Evaluate the use of look-ahead techniques in parallel and pipelined IIR Digital filters.
- 6. Develop an algorithm or architecture or circuit design for DSP applications

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 8. The question paper will have ten questions. Each question is set for 20 marks.
- 9. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 10. The students have to answer 5 full questions, selecting one full question from each module.
- 11. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Keshab K.Parthi, VLSI Digital Signal Processing systems, Design and implementation, Wiley, 1999
- 2. Mohammed Isamail and Terri Fiez, Analog VLSI Signal and Information Processing, Mc Graw-Hill, 1994
- 3. S.Y. Kung, H.J. White House, T. Kailath, VLSI and Modern Signal Processing, Prentice Hall, 1985
- 4. Jose E. France, Yannis Tsividis, Design of Analog Digital VLSI Circuits forTelecommunication and Signal Processing. Prentice Hall, 1994
- 5. Lars Wanhammar, DSP Integrated Circuits, Academic Press Series in Engineering, 1stEdition

Web links and Video Lectures (e-Resources):

• . https://archive.nptel.ac.in/courses/106/102/106102163/

ADVANCES IN	I IMAGE PROCESSING	Semester	3
Course Code	22LVL323	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

- Understand the representation of the digital image and its properties.
- Apply pre-processing techniques required to enhance the image for its further analysis.
- Use segmentation techniques to select the region of interest in the image for analysis.
- Represent the image based on its shape and edge information and also describe the objects present in the image based on its properties and structure.
- Use morphological operations to simplify images, and quantify and preserve the main shape characteristic of the objects.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

Module-1

The image, its representations and properties: Image representations a few concepts, Image digitization, Digitalimage properties, Color images.

Module-2

Image Pre-processing: Pixel brightness transformations, geometric transformations, local pre-processing.

Module-3

Segmentation: Thresholding; Edge-based segmentation – Edge image thresholding, Edge relaxation, Border tracing, Hough transforms; Region – based segmentation – Region merging, Region splitting, Splitting and merging, Watershed segmentation, Region growing post-processing.

MODULE 4

#@31102023

Shape representation and description: Region identification; Contour-based shape

representation and description – Chain codes, Simple geometric border representation, Fourier transforms of boundaries,

Boundary description using

segment sequences, B-spline representation; Region-based shape representation and description

- Simple scalarregion descriptors, Moments, Convex hull.

Module-5

Mathematical Morphology: Basic morphological concepts, Four morphological principles, Binary dilation anderosion, Skeletons and object marking, Morphological segmentations and watersheds

watersheds.

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- Understand the representation of the digital image and its properties.
- Apply pre-processing techniques required to enhance the image for its further analysis.
- Use segmentation techniques to select the region of interest in the image for analysis.
- Represent the image based on its shape and edge information and also describe the objects present in the image based on its properties and structure.
- Use morphological operations to simplify images, and quantify and preserve the main shape characteristics of the objects

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 12. The question paper will have ten questions. Each question is set for 20 marks.
- 13. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 14. The students have to answer 5 full questions, selecting one full question from each module.
- 15. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 6. Keshab K.Parthi, VLSI Digital Signal Processing systems, Design and implementation, Wiley, 1999
- 7. Mohammed Isamail and Terri Fiez, Analog VLSI Signal and Information Processing, Mc Graw-Hill, 1994
- 8. S.Y. Kung, H.J. White House, T. Kailath, VLSI and Modern Signal Processing, Prentice Hall, 1985
- 9. Jose E. France, Yannis Tsividis, Design of Analog Digital VLSI Circuits forTelecommunication and Signal Processing. Prentice Hall, 1994

10. Lars Wanhammar, DSP Integrated Circuits, Academic Press Series in Engineering, 1stEdition

Web links and Video Lectures (e-Resources):

https://archive.nptel.ac.in/courses/106/102/106102163/

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

•

RECONFIGU	RABLE COMPUTING	Semester	3
Course Code	22LVL331	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

- To understand the Reconfigurable vs Processor based system, RC Architecture
- To know Partial Reconfiguration Design
- To study Reconfigurable computing for DSP

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

2.

Module-1

Introduction: History, Reconfigurable vs Processor based system, RC Architecture.

Reconfigurable Logic Devices: Field Programmable Gate Array, Coarse Grained ReconfigurableArrays. **Reconfigurable Computing System**: Parallel Processing on Reconfigurable Computers, A survey of Reconfigurable Computing System. (Text 1)

Module-2

Languages and Compilation: Design Cycle, Languages, HDL, High Level Compilation, Low level Design flow,

Debugging Reconfigurable Computing Applications. (Text 1)

Module-3

Implementation: Integration, FPGA Design flow, Logic Synthesis.

High Level Synthesis for Reconfigurable Devices: Modelling, Temporal Partitioning Algorithms. (Text 2)

Module-4

Partial Reconfiguration Design: Partial Reconfiguration Design, Bitstream Manipulation with JBits, Themodular Design flow, The Early Access Design Flow, Creating Partially Reconfigurable Designs, Partial

Reconfiguration using Hansel-C Designs, Platform Design. (Text 2)

Module-5

Signal Processing Applications: Reconfigurable computing for DSP, DSP application building blocks, Examples: Beamforming, Software Radio, Image and video processing, Local Neighbourhood functions, Convolution. (Text 1)

System on a Programmable Chip: Introduction to SoPC, Adaptive Multiprocessing on Chip.(Text 2)

Course outcomes:

At the end of the course the student will be able to:

- 1. Understand the fundamental principles and practices in reconfigurable architecture.
- 2. Simulate and synthesize the reconfigurable computing architectures.
- 3. Understand the FPGA design principles, and logic synthesis

4. Integrate hardware and software technologies for reconfiguration computing focusing on partial reconfiguration design.

5. Design digital systems for a variety of applications on signal processing and system on chip

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays M. Gokhale and P.Graham Springer, ISBN: 978-0-387-26105-8 2005
- 2. Introduction to Reconfigurable Computing: Architectures, Algorithms and Applications C. Bobda Springer,

ISBN: 978-1-4020-6088-5 2007

Web links and Video Lectures (e-Resources):

• . https://archive.nptel.ac.in/courses/106/105/106105196/

LONG TERM RELIABILITY OF VLSI SYSTEMS		Semester	3
Course Code	22LVL332	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	L:T:P: 3:0:0	SEE Marks	50
---------------------------------	--------------	-------------	-----
Total Hours of Pedagogy	40 L	Total Marks	100
Credits	03	Exam Hours	3
Examination type (SEE)	Theory		

Course objectives:

- To understand Overview of Nano science and engineering.
- To learn Quantum confinement in semiconductor nanostructures.
- To analyze different fabrication process and physical process.
- To understand various types of methods of measuring properties and applications of Nanoelectronics

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teachers can use to accelerate the attainment of the various course outcomes.

3. .

Module-1

Electromigration Reliability

Why Electromigration Reliability?, Why system-level EM Reliability Management? Physics- based EM Modeling, Electromigration Fundamentals, Stress based EM Modeling and stress diffusion equations, Modeling for transient EM effects and Initial stress conditions, post voiding stress and void volume evolution, compact physics based EM model for a single wire, other relevant EM models and analysis

methods. (Text Book:1 – 1.1, 1.2, 2.1 up to 2.6, 2.9).

Module-2

Fast EM Stress Evolution Analysis

Introduction, The LTI ordinary differential equations for EM stress evolution, The presented Krylov fast EM stress analysis, Numerical results and discussions (Text. Book:1 - 3.1 up to 3.4).

Module-3

EM Assessment for Power Grid Networks

New power grid reliability analysis method, cross-layout temperature and thermal stress

characterization, impact of across-layout temperature and thermal stress on EM. (Text.Book:1 - 7.1, 7.2, 7.4, 7.5).

Module-4

Transistor Aging Effects and Reliability:

Introduction, Transistor reliability in advanced technology nodes, Transistor Aging, BTI- Bias Temperature Instability, HCI – Hot Carrier Injection, Coupling models for BTI and HCI degradations, RTN – Random Telegraph Noise, TDDB – Time Dependent Dielectric Breakdown. (Text Book: 1 –

13.1, 13.2).

Module-5

Aging Effects in Sequential Elements:

Introduction, Background: flip flop timing analysis, process variation model, voltage droop model,

Robustness analysis, reliability-aware flip-flop design (Text Book: 1 - 16.1 up to 16.4).

Course outcome (Course Skill Set)

At the end of the course, the student will be able to :

- 1. Comprehend the recent research in the area of interconnect and device reliability.
- 2. Determine the impact of device-level reliability on system performance, built upon physicsbasedmodels.
- 3. Understand the physics-based EM modeling.
- 4. Understand the underlying phenomena of BTI, HCI, TDDB leading to device-level reliability degradation.
- 5. Relate to considerations at the circuit-level with both combinational and sequential elements

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources: Books

1. Long-Term Reliability of Nanometer VLSI Systems Sheldon X. D. Tan, Mehdi Springer International 1st

Edition, 2019 BaradaranTahoori, Publishing ISBN: 978-3- Taeyoung Kim, 030-26171-9

Web links and Video Lectures (e-Resources):

• . https://archive.nptel.ac.in/courses/108/107/108107113/

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

CMOS RF Circuit Design		Semester	3
Course Code	22LVL333	CIE Marks	50

Teaching Hours/Week (L: T:P: S)	L:T:P: 3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40 L	Total Marks	100
Credits	03	Exam Hours	3 hrs
Examination type (SEE)	Theory		
 Course objectives: To study State-of-the art approximation To understand power dissipation 	roaches of power estimation and reduction. tion at various levels of design		
Teaching-Learning Process (Gener These are sample Strategies, which te	al Instructions) achers can use to accelerate the attainment of	the various course outc	omes.
	Module-1		
Introduction to RF Design, Wire challenging, The big picture. General Passive impedance transformation. S conversion of gains and distortion	less Technology and Basic Concepts: A considerations, Effects of Nonlinearity, Nois cattering parameters, Analysis of nonlinear	wireless world, RF e, Sensitivity and dynar dynamic systems,	design is nic range,
	Module-2		
Communication Concepts : General and non-coherent detection, Mobile standards, Appendix 1: Differential p	concepts, analog modulation, digital modul RF communications, Multiple access techni hase shift keying.	ation, spectral re-growt ques, Wireless	h,coherent
	Module-3		
Transceiver Architecture : General conversion and two-step transmitters sampled receivers.	considerations, Receiver architecture, Tran , RF testing for heterodyne, Homodyne, In	smitter architecture nage reject, Direct IF a	es, Direct and sub
1			
	Module-4		
Low Noise Amplifiers and Mixers: common-source stage with inductive	General considerations, Problem of input ma load, common-source stage with resistive fee	ttching, LNAtopologies dback.	:
Mixers-General considerations, passiv	ve down conversion mixers, Various mixers-	working and implement	ation.
Mixers-General considerations, passiv	ve down conversion mixers, Various mixers- Module-5	working and implement	ation.
VCO and PLLs- Oscillators- Basic	ve down conversion mixers, Various mixers- Module-5 topologies VCO and definition of phase noi	working and implement se, Noise power and tr	ation. ade off.
VCO and PLLs- Oscillators- Basic Resonator VCO designs, Quadrature	we down conversion mixers, Various mixers- Module-5 topologies VCO and definition of phase noi and single sideband generators. Radio frequen	working and implement se, Noise power and trans ncy Synthesizers- PLLS	ation. ade off.
VCO and PLLs- Oscillators- Basic Resonator VCO designs, Quadrature a RF synthesizer architectures and frequ	Module-5 Module-5 topologies VCO and definition of phase noi and single sideband generators. Radio frequen uency dividers, Power Amplifier design.	working and implement se, Noise power and transformed transformer and transformer and transformer and transformer and transformer and the second seco	ation. ade off.
Mixers-General considerations, passive VCO and PLLs- Oscillators- Basic Resonator VCO designs, Quadrature and RF synthesizer architectures and freque Course outcome (Course Skill Set)	we down conversion mixers, Various mixers- Module-5 topologies VCO and definition of phase noi and single sideband generators. Radio frequen- uency dividers, Power Amplifier design.	working and implement se, Noise power and transformed transformer and transfor	ation. ade off.
Mixers-General considerations, passive VCO and PLLs- Oscillators- Basic Resonator VCO designs, Quadrature and RF synthesizer architectures and freque Course outcome (Course Skill Set) At the end of the course, the student we stud	ve down conversion mixers, Various mixers- Module-5 topologies VCO and definition of phase noi and single sideband generators. Radio frequent uency dividers, Power Amplifier design.	working and implement se, Noise power and transformed transformer and transfor	ation. ade off.
Mixers-General considerations, passive VCO and PLLs- Oscillators- Basic Resonator VCO designs, Quadrature and RF synthesizer architectures and freque Course outcome (Course Skill Set) At the end of the course, the student we 1. Identify the sources of p	Ve down conversion mixers, Various mixers- Module-5 topologies VCO and definition of phase noi and single sideband generators. Radio frequency dividers, Power Amplifier design. vill be able to : vower dissipation in CMOS circuits.	working and implement se, Noise power and transformed transformer and transfor	ation. ade off.
Mixers-General considerations, passive VCO and PLLs- Oscillators- Basic Resonator VCO designs, Quadrature and RF synthesizer architectures and freque Course outcome (Course Skill Set) At the end of the course, the student we 1. Identify the sources of p 2. Perform power analysis	we down conversion mixers, Various mixers- Module-5 topologies VCO and definition of phase noi and single sideband generators. Radio frequency uency dividers, Power Amplifier design. vill be able to : will be able to : uency dissipation in CMOS circuits. using simulation-based approaches and	working and implement se, Noise power and transformed transformed to the second	ation. ade off. s,Various

Make the power design a reality by making power dimension an integral part of the design process.
 #@31102023

5. Use practical low power design techniques and their analysis at various levels of design abstraction and analyse how these are being captured in the latest design automation environments.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50) and for the SEE minimum passing mark is 35% of the maximum marks (18 out of 50 marks). The student is declared as a pass in the course if he/she secures a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

- There are 25 marks for the CIE's Assignment component and 25 for the Internal Assessment Test component.
- Each test shall be conducted for 25 marks. The first test will be administered after 40-50% of the coverage of the syllabus, and the second test will be administered after 85-90% of the coverage of the syllabus. The average of the two tests shall be scaled down to 25 marks
- Any two assignment methods mentioned in the 22OB2.4, if an assignment is project-based then only one assignment for the course shall be planned. The schedule for assignments shall be planned properly by the course teacher. The teacher should not conduct two assignments at the end of the semester if two assignments are planned. Each assignment shall be conducted for 25 marks. (If two assignments are conducted then the sum of the two assignments shall be scaled down to 25 marks)
- The final CIE marks of the course out of 50 will be the sum of the scale-down marks of tests and assignment/s marks.

Internal Assessment Test question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (**duration 03 hours**).

- 1. The question paper will have ten questions. Each question is set for 20 marks.
- 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- 3. The students have to answer 5 full questions, selecting one full question from each module.
- 4. Marks scored shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Books

- 1. RF Microelectronics B. Razavi PHI second edition
- 2. CMOS Circuit Design, layout and Simulation R. Jacob Baker, H.W. Li, D.E. Boyce PHI 1998

Web links and Video Lectures (e-Resources):

• . https://archive.nptel.ac.in/courses/117/102/117102012/

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

#@31102023