

**Semester- I**

<b>ADVANCED MACHINE LEARNING AND DEEP LEARNING</b>			
Course Code	<b>MEC101</b>	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
<b>Course Learning objectives:</b>			
<ul style="list-style-type: none"> <li>To understand the fundamental concepts of machine learning and its applications</li> <li>To master the concepts of classification and clustering techniques.</li> <li>To develop a deep understanding of convolutional neural networks (CNNs) and their architecture.</li> <li>To apply deep learning techniques to large-scale datasets and real-world problems.</li> </ul>			
<b>Module-1</b>			
<b>Introduction to Machine Learning:</b> Introduction, Training, Rote Learning, Learning Concepts, General-to-Specific Ordering, Version Spaces, Candidate Elimination, Inductive Bias, Decision-Tree Induction, The Problem of Overfitting, The Nearest Neighbor Algorithm, Learning Neural Networks, Supervised Learning, Unsupervised Learning, Reinforcement Learning.			
<b>RBT Levels: L2, L3</b>			
<b>Module-2</b>			
<b>Neural Networks:</b> Introduction, Neurons, Perceptrons, Multilayer Neural Networks, Recurrent Networks, Unsupervised Learning Networks, Evolving Neural Networks.			
<b>RBT Levels: L3</b>			
<b>Module-3</b>			
<b>Convolutional Neural Networks:</b> The operation, Pooling, Convolution and Pooling as an infinitely strong prior, Variants of the basic functions, efficient algorithms, Random or Unsupervised Features, Neuroscientific Basis for Convolutional Networks.			
<b>RBT Levels: L3</b>			
<b>Module-4</b>			
<b>Recurrent Neural Networks:</b> RNN, Bidirectional RNN, Encoder-Decoder Sequence to sequence architecture, Deep Recurrent Networks, Recursive Neural Networks, The Long Short Term Memory and other Gated RNNs, Optimization for Long Term Dependencies.			
<b>RBT Levels: L3</b>			
<b>Module-5</b>			
<b>Applications:</b> Large-Scale Deep Learning, Computer Vision, Speech Recognition, Natural Language Processing, Other Applications.			
<b>RBT Levels: L3, L4</b>			
<b>Assessment Details (both CIE and SEE)</b>			
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.			
<b>Continuous Internal Evaluation:</b>			
<ol style="list-style-type: none"> <li>Two Unit Tests each of <b>25 Marks</b></li> <li>Two assignments each of <b>25 Marks</b> or <b>one Skill Development Activity of 50 marks</b> to attain the COs and POs</li> </ol>			
The sum of two tests, two assignments/skill Development Activities, will be <b>scaled down to 50 marks</b>			
<b>CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.</b>			
<b>Semester-End Examination:</b>			
<ol style="list-style-type: none"> <li>The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.</li> <li>The question paper will have ten full questions carrying equal marks.</li> <li>Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.</li> </ol>			

<p>4. Each full question will have a sub-question covering all the topics under a module.</p> <p>5. The students will have to answer five full questions, selecting one full question from each module</p>														
<p><b>Suggested Learning Resources:</b></p> <p><b>Books</b></p> <ol style="list-style-type: none"> <li>1. Artificial Intelligence Illuminated - Ben Coppin</li> <li>2. Deep Learning - Ian Goodfellow, Yoshua Bengio, Aaron Courville</li> <li>3. Fundamentals of Deep Learning – Nikhil Budama</li> <li>4. Neural Networks and Deep Learning – Charu Aggarwal</li> <li>5. Hands-on Deep Learning Algorithms with Python – Sudharsan Ravichandran</li> </ol>														
<p><b>Web links and Video Lectures (e-Resources):</b></p> <ul style="list-style-type: none"> <li>• <a href="https://nptel.ac.in/">https://nptel.ac.in/</a></li> </ul>														
<p><b>Skill Development Activities Suggested</b></p> <ul style="list-style-type: none"> <li>• Individual or group projects to apply learned concepts to real-world problems.</li> <li>• Regular coding assignments to reinforce theoretical concepts.</li> <li>• Experimentation with different libraries and frameworks (e.g., TensorFlow, PyTorch, Scikit-learn).</li> <li>• Guest lectures from industry experts to provide insights into current trends.</li> </ul>														
<p><b>Course outcome (Course Skill Set)</b></p> <p>At the end of the course the student will be able to :</p> <table border="1"> <thead> <tr> <th>Sl. No.</th> <th>Description</th> <th>Blooms Level</th> </tr> </thead> <tbody> <tr> <td>C01</td> <td><b>Demonstrate</b> a comprehensive understanding of machine learning and deep learning fundamentals and their applications.</td> <td>L2</td> </tr> <tr> <td>C02</td> <td><b>Apply</b> various machine learning algorithms and deep learning architectures to solve complex problems.</td> <td>L3</td> </tr> <tr> <td>C03</td> <td><b>Develop</b> and implement machine learning models using appropriate programming languages and tools.</td> <td>L4</td> </tr> </tbody> </table>			Sl. No.	Description	Blooms Level	C01	<b>Demonstrate</b> a comprehensive understanding of machine learning and deep learning fundamentals and their applications.	L2	C02	<b>Apply</b> various machine learning algorithms and deep learning architectures to solve complex problems.	L3	C03	<b>Develop</b> and implement machine learning models using appropriate programming languages and tools.	L4
Sl. No.	Description	Blooms Level												
C01	<b>Demonstrate</b> a comprehensive understanding of machine learning and deep learning fundamentals and their applications.	L2												
C02	<b>Apply</b> various machine learning algorithms and deep learning architectures to solve complex problems.	L3												
C03	<b>Develop</b> and implement machine learning models using appropriate programming languages and tools.	L4												

## Semester- I

<b>ADVANCED EMBEDDED SYSTEMS</b>			
Course Code	<b>MEC102</b>	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory +10 hours Lab	Total Marks	100
Credits	04	Exam Hours	03
<b>Course Learning Objectives:</b>			
<ol style="list-style-type: none"> <li>1. To understand the difference between Embedded Systems and General Computing Systems</li> <li>2. To understand the Classification of Embedded Systems based on Performance, Complexity along with the Domains and Areas of Applications of Embedded Systems</li> <li>3. Analysis of a Real Life example on the bonding of Embedded Technology with Human Life</li> <li>4. To understand the difference between Microcontrollers and ARM Cortex processors.</li> <li>5. To learn Programming using assembly and C language, CMSIS for variety of End Applications.</li> </ol>			
<b>Module - 1</b>			
<b>Embedded System:</b> Embedded v/s General Computing System, classification, application and purpose of ES. Core of an Embedded System, Memory, Sensors, Actuators, LED, Optocoupler, Communication Interface, Reset circuits, RTC, WDT, Characteristics and Quality Attributes of Embedded Systems.			
<b>RBT Levels: L2, L3</b>			
<b>Module - 2</b>			
<b>Hardware Software Co-Design:</b> Embedded firmware design approaches, computational models, embedded firmware development languages, Integration and testing of Embedded Hardware and firmware, Components in embedded system development environment (IDE), Files generated during compilation, simulators, emulators and debugging.			
<b>RBT Levels: L3</b>			
<b>Module - 3</b>			
<b>ARM - 32 bit Microcontroller:</b> Thumb-2 technology and applications of ARM, Architecture of ARM Cortex M3, Various Units in the architecture, General Purpose Registers, Special Registers, exceptions, interrupts, stack operation, reset sequence.			
<b>RBT Levels: L3</b>			
<b>Module - 4</b>			
<b>Instruction Sets:</b> Assembly basics, Instruction list and description, useful instructions, Memory Systems, Memory maps, Cortex M3 implementation overview, pipeline and bus interface, Exceptions, Nested Vector interrupt controller design, SysTick Timer, Cortex- M3 Programming using assembly and C language, CMSIS.			
<b>RBT Levels: L3</b>			
<b>Module - 5</b>			
<b>Introduction to RISC - V:</b> Operations of the Computer Hardware, Operands of the Computer Hardware, Signed and Unsigned Numbers, Representing Instructions in the Computer, Logical Operations, Instructions for Making Decisions, RISC-V Addressing for Wide Immediate and Addresses, Parallelism and Instructions: Synchronization			
<b>RBT Levels: L3, L4</b>			

<b>PRACTICAL COMPONENT OF IPCC</b> Using suitable simulation software in Linux Develop and test Assembly Language Program (ALP) using ARM/RISC Processor.	
1.	Develop and test programs: a) To create child process and display it's ID. b) Execute child process function using switch structure.
2.	Develop and test the program for a multi-threaded application, where communication is through shared memory for the conversion of lowercase text touppercase text.
3.	Develop program for inter-thread communication using message queue. Data is to be input from the keyboard for the chosen application.
4.	Create 'n' number of child threads. Each thread prints the message "I'm in thread number ..." and sleeps for 50 ms and then quits. The main thread waits for complete execution of all the child threads and then quits. Compile and execute in Linux.
5.	Implement the multi-thread application satisfying the following: a) Two child threads are created with normal priority. b) Thread 1 receives and prints its priority and sleeps for 50ms and then quits. c) Thread 2 prints the priority of the thread 1 and rises its priority to above normal and retrieves the new priority of thread 1, prints it and then quits. d) The main thread waits for the child thread to complete its job and quits.
6.	Write ALP to find the square of a number (1 to 10) using look-up table.
7.	Write an ALP to arrange a series of 32 bit numbers in ascending/descending order.
8.	Write an ALP to count the number of ones and zeros in two consecutive memory locations.
9.	Interface a simple Switch and display its status through Relay, Buzzer and LED. (Study Expt.)
10.	Implement a clock capable of displaying (and being set to the correct time). Include an alarm facility which can be set by the user and will 'go off' at the correct time.

#### **Assessment Details (both CIE and SEE):**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester EndExam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### **CIE for the theory component of IPCC**

1. Two Tests each of 20 Marks
2. Two assignments each of 10 Marks / One Skill Development Activity of 20 Marks
3. Total Marks of two tests and two assignments / One Skill Development Activity added will be CIE for 60 Marks, marks scored will be proportionally scaled down to 30 Marks.

#### **CIE for the practical component of IPCC**

1. On completion of every experiment / program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The 15 Marks are for conducting the experiment and preparation of the laboratory record, the other 05 Marks shall be for the test conducted at the end of the semester.
2. The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
3. The laboratory test at the end /after completion of all the experiments shall be conducted for 50 Marks and scaled down to 05 Marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for 20 marks.

#### **SEE for IPCC**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

1. The question paper will be set for 100 marks and marks scored will be scaled down proportionately to 50 marks.
2. The question paper will have ten questions. Each question is set for 20 marks.
3. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), should have a mix of topics under that module.
4. The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

1. The minimum marks to be secured in CIE to appear for SEE shall be the 15 (50% of maximum marks-30) in the theory component and 10 (50% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

- SEE will be conducted for 100 marks and students shall secure 40% of the maximum marks to qualify in the SEE. Marks secured will be scaled down to 50. (Student has to secure an aggregate of 50% of maximum marks of the course (CIE+SEE))

**Suggested Learning Resources:**

**Text Books**

- 'Introduction to embedded systems', K. V. Shibu, TMH education Pvt.Ltd., 2009.
- 'The Definitive Guide to the ARM Cortex-M3', Joseph Yiu, Newnes,(Elsevier), 2<sup>nd</sup> edn, 2010.
- 'Computer Organization and Design RISC-V Edition', David A. Patterson, John L. Hennessy, Morgan Kaufmann, ISBN: 9780128122761.

**Reference Books**

- 'Embedded systems - A contemporary design tool', James K. Peckol, John Wiley, 2008

**Web links and Video Lectures (e-Resources):**

<https://nptel.ac.in/>

**Skill Development Activities Suggested**

- Interact with industry (small, medium, and large).
- Involve in research / testing / projects to understand their problems and help create and innovative methods to solve the problem.
- Involve in case studies and field visits/ fieldwork.
- Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- Handle advanced instruments to enhance technical talent.
- Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

**Course outcome (Course Skill Set)**

At the end of the course the student will be able to:

Sl. No	Course Outcomes	Blooms Level
CO 1	Understand the basic hardware components and their selection methods based on the attributes of Embedded Systems	L2
CO 2	Describe the code design process and firmware design approaches	L2
CO 3	Acquaint the knowledge of ARM Cortex M3 Processor and its salient features.	L3
CO 4	Understand the basics of RISC - V Architecture.	L3
CO 5	Apply and use Programming Techniques for different End Uses	L3, L4

**Semester- I**

<b>DIGITAL CIRCUITS &amp; LOGIC DESIGN</b>			
Course Code	<b>MEC103</b>	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
<b>Course Learning objectives:</b>			
<ul style="list-style-type: none"> <li>• Understand the concepts of sequential machines</li> <li>• Design Sequential Machines/Circuits</li> <li>• Analyze the faults in the design of circuits</li> <li>• Apply fault detection experiments to sequential circuits</li> </ul>			
<b>Module-1</b>			
<b>Threshold Logic:</b> Introductory Concepts, Synthesis of Threshold Networks			
<b>Capabilities, Minimization, and Transformation of Sequential Machines:</b> The Finite- State Model, Further Definitions, Capabilities.			
<b>RBT Levels: L2, L3</b>			
<b>Module-2</b>			
<b>Fault detection by path sensitizing:</b> Detection of multiple faults, Failure-Tolerant Design, Quadded Logic, Reliable Design and Fault Diagnosis Hazards: Fault Detection in Combinational Circuits.			
<b>RBT Levels: L3</b>			
<b>Module-3</b>			
<b>Fault-location experiments:</b> Boolean Differences, Limitations of Finite – State Machines, State Equivalence and Machine Minimization, Simplification of Incompletely Specified Machines.			
<b>RBT Levels: L3</b>			
<b>Module-4</b>			
<b>Structure of Sequential Machines:</b> Introductory Example, State Assignments Using Partitions, The Lattice of closed Partitions, Reductions of the Output Dependency, Input Independence and Autonomous Clocks, Covers and Generation of closed Partitions by state splitting, Information Flow in Sequential Machines, decompositions, Synthesis of Multiple Machines.			
<b>RBT Levels: L3</b>			
<b>Module-5</b>			
<b>State Identifications and Fault-Detection Experiments:</b>			
Homing Experiments, Distinguishing Experiments, Machine Identification, Fault Detection Experiments, Design of Diagnosable Machines, Second Algorithm for the Design of Fault Detection Experiments, Fault-Detection.			
<b>RBT Levels: L3, L4</b>			

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of three tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

**CIE methods /question paper is designed to attain the different levels of Bloom’s taxonomy as per the outcome defined for the course.**

**Semester-End Examination:**

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.

**Suggested Learning Resources:****Textbook:**

1. ‘Switching and Finite Automata Theory’, Zvi Kohavi, TMH, ISBN: 978\_0\_07\_099387\_7, 2<sup>nd</sup> Edition, 2008.

**Reference Books:**

1. ‘Digital Circuits and logic Design’, Charles Roth Jr., Cengage Learning, 7<sup>th</sup> edition, 2014.
2. ‘Fault Tolerant and Fault Testable Hardware Design’, Parag K Lala, Prentice Hall Inc. 1985.
3. ‘Introductory Theory of Computer’, E. V. Krishnamurthy, Macmillan Press Ltd, 1983
4. ‘Theory of computer science – Automata, Languages and Computation’, Mishra & Chandrasekaran, 2<sup>nd</sup> Edition, PHI, 2004.

**Web links and Video Lectures (e-Resources):**

<https://nptel.ac.in/>

**Skill development activities: Under Skill development activities** in a concerning course, the students should

1. Interact with industry (small, medium, and large).
2. Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
3. Involve in case studies and field visits/ fieldwork.
4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
5. Handle advanced instruments to enhance technical talent.
6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.

**Course outcome (Course Skill Set)**

At the end of the course the student will be able to :

CO	Description	Blooms Level
CO1	Able to understand the concepts of sequential machines.	L2
CO2	Able to understand the Sequential Machines/Circuits.	L2
CO3	Able to understand the structure of sequential machines.	L2
CO4	Able to analyse the faults in the design of circuits.	L3, L4
CO5	Able to analyse fault detection experiments to sequential circuits.	L3, L4

## Semester- I

<b>ASIC DESIGN</b>			
Course Code	<b>MEC114A</b>	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3
<b>Course Learning objectives:</b> <ul style="list-style-type: none"> <li>• To learn ASIC methodologies and programmable logic cells to implement a function on IC.</li> <li>• To Analyse back-end physical design flow, including partitioning, floor-planning, placement, and routing.</li> <li>• To Gain sufficient theoretical knowledge for carrying out FPGA and ASIC designs</li> </ul>			
<b>Module-1</b>			
<b>Introduction to ASICs:</b> Full custom, Semi-custom and Programmable ASICs, ASIC Design flow, ASIC cell libraries. <b>CMOS Logic:</b> Data path Logic Cells: Data Path Elements, Adders: Carry skip, Carry bypass, Carry save, Carryselect, Conditional sum, Multiplier (Booth encoding), Data path Operators, I/O cells, Cell Compilers.			
<b>RBT Levels: L2</b>			
<b>Module-2</b>			
<b>ASIC Library Design:</b> Logical effort: Predicting Delay, Logical area and logical efficiency, Logical paths, Multi-stage cells, Optimum delay and number of stages, library cell design.			
<b>Programmable ASIC Logic Cells:</b> MUX as Boolean function generators, Acted ACT: ACT 1, ACT 2 and ACT 3 Logic Modules, Xilinx LCA:XC3000 CLB, Altera FLEX and MAX, Programmable ASIC I/O Cells: Xilinx and Altera I/O Block			
<b>RBT Levels: L2, L3</b>			
<b>Module-3</b>			
<b>Low-level design entry:</b> Schematic entry: Hierarchical design, The cell library, Names, Schematic Icons & Symbols, Nets, Schematic Entry for ASICs, Connections, vectored instances & buses, Edit in place, attributes, Netlist screener.			
<b>ASIC Construction:</b> Physical Design, CAD Tools System partitioning, Estimating ASIC size. <b>Partitioning:</b> Goals and objectives, Constructive Partitioning, Iterative Partitioning Improvement, KL, FM and Look Ahead algorithms.			
<b>RBT Levels: L2, L3</b>			
<b>Module-4</b>			
<b>Floor planning and placement:</b> Goals and objectives, Measurement of delay in Floor planning, Floor planning tools, Channel definition, I/O and Power planning and Clock planning.			
<b>Placement:</b> Goals and Objectives, Min-cut Placement algorithm, Iterative Placement Improvement, Time driven placement methods, Physical Design Flow.			
<b>RBT Levels: L2, L3</b>			
<b>Module-5</b>			
<b>Routing:</b> Global Routing - Goals and objectives, Global Routing Methods, Global routing between blocks, Back-annotation. Detailed Routing - Goals and objectives, Measurement of Channel Density, Left-Edge Algorithm, Area-Routing Algorithms, Multilevel routing, Timing –Driven detailed routing, Final routing steps, Special Routing, Circuit extraction and DRC.			
<b>RBT Levels: L3, L4</b>			



**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

**CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

**Semester-End Examination:**

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.

**Suggested Learning Resources:****Books**

1. Michael John Sebastian Smith, "Application - Specific Integrated Circuits", Addison- Wesley Professional, 2005
2. Neil H.E. Weste, David Harris, and Ayan Banerjee, "CMOS VLSI Design: A Circuits and Systems Perspective" , Addison Wesley/ Pearson education 3rd edition, 2011
3. Vikram Arkalgud Chandrasetty, "VLSI Design: A Practical Guide for FPGA and ASIC Implementations" Springer, ISBN: 978-1-4614-1119-2. 2011
4. Rakesh Chadha, Bhasker J, "An ASIC Low Power Primer", Springer, ISBN: 978-14614-4270-7.
5. Peter J. Ashenden Digital Design (Verilog): An Embedded Systems Approach Using Verilog, 1st Edition, Kindle Edition.

**Web links and Video Lectures (e-Resources):**

- <https://nptel.ac.in/>

**Skill Development Activities Suggested**

- Activity Based Learning (Suggested Activities in Class)/ Practical Based learning
- Real world Problem Solving: Applying the ASIC front end and backend concepts.

**Course outcome (Course Skill Set)**

At the end of the course the student will be able to:

Sl. No.	Description	Blooms Level
CO1	Describe the concepts of ASIC design methodology, data path elements, logical effort.	L2
CO2	Analyze the design of ASICs suitable for specific tasks, perform design entry and explain the physical design flow.	L3
CO3	Design data path elements for ASIC cell libraries and compute optimum path delay.	L3
CO4	Create floor plan including partition and routing with the use of CAD algorithms	L3,L4
CO5	Design CAD algorithms and explain how these concepts interact in ASIC design.	L3,L4

## Semester 1

<b>ADVANCED COMPUTER NETWORKING</b>			
Course Code	<b>MEC114B</b>	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<p><b>Course Learning objectives:</b> This Course will enable students to</p> <ul style="list-style-type: none"> <li>• Focus on advanced networking concepts for next generation network architecture and design.</li> <li>• Acquire knowledge about SDN and virtualization for designing next generation networks.</li> </ul>			
<b>Module-1</b>			
<p><b>Medium Access Control Sub Layer:</b> Wireless LANs, Broadband Wireless, Bluetooth, RFID.  <b>The Network Layer:</b> Network Layer Design Issues, Congestion Control Algorithms, Quality of Service, The Network Layer in the Internet.</p> <p style="text-align: right;"><b>RBT Levels: L2</b></p>			
<b>Module-2</b>			
<p><b>The Application Layer:</b> The Domain Name System, Electronic Mail, The World Wide Web.</p> <p style="text-align: right;"><b>RBT Levels: L2, L3</b></p>			
<b>Module-3</b>			
<p><b>Software Defined Network (SDN):</b> Evolution of Switches and Control Planes, Cost, SDN Implications for Research and Innovation  <b>Genesis of SDN:</b> The Evolution of Networking Technology, Forerunners of SDN, Software Defined Networking is Born, Sustaining SDN Interoperability, Open Source Contributions, Network Virtualization  <b>How SDN Works:</b> Fundamental Characteristics of SDN, SDN Operation, SDN Devices, SDN Controller, SDN Applications, Alternate SDN Methods</p> <p style="text-align: right;"><b>RBT Levels: L2, L3</b></p>			
<b>Module-4</b>			
<p><b>The Openflow Specification:</b> OpenFlow Overview, OpenFlow 1.0 and OpenFlow Basics, OpenFlow Additions - 1.1, 1.2, 1.3, 1.4, 1.5, Improving OpenFlow Interoperability, Optical Transport Protocol Extensions, OpenFlow Limitations</p> <p style="text-align: right;"><b>RBT Levels: L2, L3</b></p>			
<b>Module-5</b>			
<p><b>Network Functions Virtualization:</b> Definition of NFV, Virtualize, Standards, OPNFV, Leading NFV Vendors, SDN Vs NFV, In-Line Network Functions.  <b>SDN Open Source:</b> SDN Open Source Landscape, The OpenFlow Open Source Environment, Profiles of SDN Open Source Users, OpenFlow Source Code, Switch Implementations, Controller Implementations, SDN Applications, Orchestration and Network Virtualization, Simulation, Testing and Tools, Open Source Cloud Software, Example: Applying SDN Open Source.</p> <p style="text-align: right;"><b>RBT Levels: L3, L4</b></p>			

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and Pos.

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**  
**CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

**Semester-End Examination:**

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module.

**Suggested Learning Resources:****Text Books:**

1. Andrew S. Tanenbaum, David J. Wetherall, Computer Network, 5<sup>th</sup> Edition. Pearson Education.
2. Paul Goransson, Chuck Black and Timothy Culver, Software Defined Networks – A Comprehensive Approach, 2<sup>nd</sup> Edition, 2017, Morgan Kaufmann.

**Reference books:**

1. Behrouz A. Forouzan, Data Communications and Networking, Fourth Edition, Tata McGraw Hill, 2007.
2. James F Kurose, Keith W Ross, Computer Networking- A Top-down Approach Featuring the Internet, 7<sup>th</sup> Edition, 2017, Pearson Education.
3. Alberto Leon Garcia, Indra Widjaja, Communication Networks-Fundamental Concepts and Key Architectures, Fifth reprint 2002 , Tata McGraw Hill.

**Web links and Video Lectures (e-Resources):**

- <https://nptel.ac.in/>

**Skill Development Activities Suggested**

- The students with the help of the course teacher can take up relevant technical – activities which will enhance their skill.

**Course outcome (Course Skill Set)**

At the end of the course the student will be able to:

<b>Sl. No.</b>	<b>Description</b>	<b>Blooms Level</b>
CO1	Understand advanced concepts and next generation networks.	L2
CO2	Analyze network Algorithms, Protocols and their functionalities.	L3
CO3	Comprehend features of SDN and its application to next generation systems.	L3
CO4	Analyze the performance of various server implementations.	L3, L4

**Semester- 1**

<b>ADVANCED SIGNAL PROCESSING</b>			
Course Code	<b>MEC114C</b>	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
<b>Course Learning objectives:</b>			
<ul style="list-style-type: none"> <li>• To know the analysis of discrete time signals.</li> <li>• To study the modern digital signal processing algorithms and applications.</li> <li>• To Have an in-depth knowledge of use of digital systems in real time applications</li> <li>• To apply the algorithms for wide area of recent applications.</li> </ul>			
<b>Module-1</b>			
<p><b>Analysis of Discrete Time Signals:</b> Basic elements of a DSP System – Review of Sampling and Quantisation – Sampling theorem for low pass and band pass signals, uniform and non-uniform quantization, Application of quantisation in lossy compression of signals – Lloyd Max quantizer; Fourier analysis of Continuous and Discrete time signals –Review of Fourier series and Fourier transform, Discrete Time Fourier Transform (DTFT), Discrete Fourier Transform (DFT), Interpretation of DFT Spectrum, Review of DFT properties – Convolution and correlation, Convolution of long sequences, Leakage effect, Windowing – Introduction to other transforms : Discrete Cosine Transform (DCT), Walsh Hadamard Transform (WHT), Karhunen Loeve Transform (KLT) – Applications.</p>			
<b>RBT Levels: L2, L3</b>			
<b>Module-2</b>			
<p><b>Digital Filters and Implementation:</b> Review of FIR and IIR filter design – Notch filter– Comb filter– All pass filters – Applications – Structures for digital filter realization: Signal flow graph and block diagram representations, FIR and IIR Filter structures, Lattice structures – Finite word length effects – Fixed-point and floating-point DSP arithmetic, Effects of quantization, Scaling, Limit cycles in fixed point realizations of IIR digital filters, Limit cycles due to overflow. Quantization effect in DFT and FFT computation.</p>			
<b>RBT Levels: L3, L4</b>			
<b>Module-3</b>			
<p><b>Multirate Signals and Systems:</b> Introduction to multirate signal processing with applications, Multirate System Fundamentals – Decimation and Interpolation, Transform domain analysis of Decimators and Interpolators, Decimation and Interpolation filters, Fractional sampling rate alteration, Practical sampling rate converter design.</p>			
<b>RBT Levels: L3, L4</b>			
<b>Module-4</b>			
<p><b>Introduction to 2-D Signals and Systems:</b> Polyphase decomposition and efficient structures – Introduction to digital filter banks – The DFT filter bank, Two Channel Quadrature Mirror Filter bank (QMF), Perfect Reconstruction.</p>			
<b>RBT Levels: L3, L4</b>			
<b>Module-5</b>			
<p><b>Introduction to 2-D Signals and Systems:</b> Elementary 2D signals – Linear shift Invariant systems – Separability – 2D convolution – Introduction to 2D transforms: 2D DFT, 2D DCT, Applications.</p>			
<b>RBT Levels: L3, L4</b>			

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

**CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

**Semester-End Examination:**

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module.

**Suggested Learning Resources:****Books**

1. John G. Proakis, Dimitris G. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications, 4<sup>th</sup> Edition, Pearson India, 2007.
2. P.P. Vaidyanathan, Multirate systems and filter banks, 2<sup>nd</sup> Edition, Pearson Education India, 1992.
3. Lim J. S., Two-dimensional signal and image processing, Prentice Hall, 1990.
4. K Deergha Rao, M N S Swamy, Digital Signal Processing: Theory and Practice, Springer, 2018.
5. Steven W. Smith, The Scientist and Engineer's Guide to Digital Signal Processing, California, 1999.
6. Mitra S. K., Digital Signal Processing: A Computer Based Approach, McGraw-Hill Publishing Company, 2013

**Web links and Video Lectures (e-Resources):**

- <https://nptel.ac.in/>

**Skill Development Activities Suggested**

- Mini Project in the area Advanced signal processing using modern tools like MATLAB, Python etc.

**Course outcome (Course Skill Set)**

At the end of the course the student will be able to :

Sl. No.	Description	Blooms Level
C01	Analyze the effect of sampling and quantisation of signals and appraise its relevance with reference to applications.	L2, L3
C02	Formulate various transform domain representations of 1D and 2D signals and demonstrate their applications with reference to practical signals.	L3, L4
C03	Examine finite word length effects and design practical filters for real life.	L3, L4
C04	Demonstrate the effect of sampling rate converters and design distortion free digital filter banks illustrating their applications to process real life signals.	L3, L4
C05	Analyze and choose architectures to efficiently implement the DSP systems for various applications taking into consideration the practical aspects.	L3, L4

**Semester- 1**

<b>POWER CONVERTERS</b>			
Course Code	<b>MEC114D</b>	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
<b>Course Learning objectives:</b>			
<ul style="list-style-type: none"> <li>• To analyse switched circuits.</li> <li>• To analyse single phase and three phase AC to DC converters.</li> <li>• To analyse and design DC to DC converters.</li> <li>• To analyse DC to AC converters.</li> <li>• To analyse AC to AC converters.</li> </ul>			
<b>Module-1</b>			
<b>Analysis of switched circuits:</b> thyristor controlled half wave rectifier – R, L, RL, RC load circuits, classification and analysis of commutation.			
<b>RBT Levels: L3</b>			
<b>Module-2</b>			
<b>Single-Phase and Three-Phase AC to DC converters:</b> half controlled configurations- operating domains of three phase full converters and semi-converters – Reactive power considerations.			
<b>RBT Levels: L3</b>			
<b>Module-3</b>			
<b>Analysis and design of DC to DC converters:</b> Control of DC-DC converters, Buck converters, Boost converters, Buck-Boost converters, Cuk converters.			
<b>RBT Levels: L3, L4</b>			
<b>Module-4</b>			
<b>Single phase and Three phase inverters:</b> Voltage source and Current source inverters, Voltage control and harmonic minimization in inverters.			
<b>RBT Levels: L3</b>			
<b>Module-5</b>			
<b>AC to AC power conversion using voltage regulators:</b> choppers and cyclo-converters, consideration of harmonics.			
<b>RBT Levels: L3</b>			

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and Pos.

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

**CIE methods /question paper is designed to attain the different levels of Bloom’s taxonomy as per the outcome defined for the course.**

**Semester-End Examination:**

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module.

**Suggested Learning Resources:****Books**

1. Ned Mohan, Undeland and Robbin, ‘Power Electronics: converters, Application and design’, John Wiley and sons.Inc, Newyork, 1995.
2. Rashid M.H., ‘Power Electronics Circuits, Devices and Applications ’, Prentice Hall India, New Delhi, 1995.
3. P.C Sen.,’ Modern Power Electronics ’, Wheeler publishing Co, First Edition, New Delhi, 1998.

**Web links and Video Lectures (e-Resources):**

- <https://nptel.ac.in/>

**Course outcome (Course Skill Set)**

At the end of the course the student will be able to :

Sl. No.	Description	Blooms Level
CO1	Analyse switched circuits.	L3
CO2	Analyse single phase and three phase AC to DC converters.	L3
CO3	Analyse and design DC to DC converters.	L3, L4
CO4	Analyse DC to AC converters.	L3
CO5	Analyse ACto AC converters.	L3



**Semester- 1**

<b>SYSTEMVERILOG</b>			
Course Code	<b>MEC115A</b>	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
<p><b>Course Learning objectives:</b>This course will enable students to:</p> <ul style="list-style-type: none"> <li>• Understand Digital System Verification Using Object Oriented Methods</li> <li>• Learn the System Verilog Language for Digital System Verification.</li> <li>• Create/Build Test Benches for the Design/Methodology.</li> <li>• Use Constrained Random Tests for Verification</li> <li>• Understand Concepts of Functional Coverage</li> </ul>			
<b>Module-1</b>			
<p><b>Verification Guidelines:</b>The Verification Process, Basic Test Bench Functionality, Directed Testing, Methodology Basics, Constrained Random Stimulus, Randomization, Functional Coverage, Test Bench Components, Layered Test Bench.</p> <p><b>Data Types:</b>Built-In Data Types, Fixed and Dynamic Arrays, Queues, Associative Arrays, Linked Lists, Array Methods, Choosing A Storage Type, Creating New Types With typedef, Creating User Defined Structures, Type Conversion, EnumeratedTypes, Constants and Strings, Expression Width.</p> <p style="text-align: right;"><b>RBT Levels: L2, L3</b></p>			
<b>Module-2</b>			
<p><b>Procedural Statements and Routines:</b>Procedural Statements, Tasks, Functions and Void Functions, Task and Function Overview, Routine Arguments, Returning from a Routine, Local Data Storage, Time Values.</p> <p><b>Connecting the Test Bench and Design:</b>Separating the Test Bench and Design, The Interface Construct, Stimulus Timing, Interface Driving and Sampling, System Verilog Assertions.</p> <p style="text-align: right;"><b>RBT Levels: L2, L3</b></p>			
<b>Module-3</b>			
<p><b>Randomization:</b>Introduction, Randomization in System Verilog, Constraint Details, Solution Probabilities, Valid Constraints, InLine Constraints, Random Number Functions, Common Randomization Problems, Random Control, Random Number Generators.</p> <p style="text-align: right;"><b>RBT Levels: L3</b></p>			
<b>Module-4</b>			
<p><b>Threads and Inter process Communication:</b>Working with Threads, Disabling Threads, Inter Process Communication, Events, Semaphores, Mailboxes, BuildingA Test Bench with Threads and InterProcess Communication.</p> <p style="text-align: right;"><b>RBT Levels: L3</b></p>			
<b>Module-5</b>			
<p><b>Functional Coverage:</b>Coverage Types, Functional Coverage Strategies, Simple Functional Coverage Example, Anatomy of Cover Group, Triggeringa CoverGroup, Data Sampling, Cross Coverage, Generic Cover Groups, Coverage Options, Analyzing Coverage Data, MeasuringCoverage Statistics During Simulation.</p> <p style="text-align: right;"><b>RBT Levels: L3, L4</b></p>			

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

**CIE methods /question paper is designed to attain the different levels of Bloom’s taxonomy as per the outcome defined for the course.**

**Semester-End Examination:**

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.

**Suggested Learning Resources:****Books**

1. Chris Spear, “System Verilog for Verification – A guide to learning the Test bench language features”, Springer Publications Second Edition, 2010.
2. Stuart Sutherland, Simon Davidmann, Peter Flake, “System Verilog for Design- A guide to using system Verilog for Hardware design and modelling”, Springer Publications Second Edition, 2006.

**Web links and Video Lectures (e-Resources):**

- <https://nptel.ac.in/>

**Skill Development Activities Suggested:**

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/ fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student’s abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical –activities which will enhance their skill. The prepared report shall be

**Course outcome (Course Skill Set)**

At the end of the course the student will be able to :

Sl. No.	Description	Blooms Level
CO1	Apply the SystemVerilog concepts to verify the design.	L3
CO2	Apply constrained random tests benches using SystemVerilog.	L3
CO3	Appreciate Functional Coverage.	L3, L4

**Semester-I**

<b>ADVANCED WIRELESS COMMUNICATION</b>			
Course Code	<b>MEC115B</b>	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<b>Course Learning objectives:</b>			
1. To enable students understand the various aspects of wireless communication 2. To understand the concept behind the capacity of channels. 3. Gain the information on Linear time-invariant Gaussian channels, Capacity of fading channels 4. Study uplink and downlink model of AWGN channel, fading channels 5. Describe different types of diversity, Understanding concept behind modeling of MIMO.			
<b>Module-1</b>			
<b>Physical modeling for wireless channels, Input/output model of the wireless channel:</b> Free space, fixed transmit and receive antennas, Free space, moving antenna, Reflecting wall, fixed antenna, Reflecting wall, moving antenna, Reflection from a ground plane, Power decay with distance and shadowing, Moving antenna, multiple reflectors, The wireless channel as a linear time-varying system, Baseband equivalent model, discrete-time baseband model, Additive white noise.			
<b>RBT Levels: L2</b>			
<b>Module-2</b>			
<b>Time and frequency coherence, AWGN channel capacity:</b> Time and frequency coherence: Doppler spread and coherence time, delay spread and coherence bandwidth, Repetition coding, Packing spheres, Capacity-achieving AWGN channel codes, Reliable rate of communication and capacity, Resources of the AWGN channel-Continuous-time AWGN channel, Power and bandwidth, Bandwidth reuse in cellular systems.			
<b>RBT Levels: L2, L3</b>			
<b>Module-3</b>			
<b>Linear time-invariant Gaussian channels, Capacity of fading channels:</b> Single input multiple output (SIMO) channel, Multiple input single output (MISO) channel, Frequency-selective channel, Slow fading channel, receive diversity, Transmit diversity, Transmit and receive diversity, Time and frequency diversity, Outage for parallel channels, Fast fading channel, Transmitter side information, Frequency-selective fading channels.			
<b>RBT Levels: L2, L3</b>			
<b>Module-4</b>			
<b>Uplink and Downlink AWGN channel, Uplink and Downlink fading channel:</b> Capacity via successive interference cancellation, Comparison with conventional CDMA, Comparison with orthogonal multiple access, General K-user uplink capacity, Symmetric case: two capacity achieving schemes, General case: superposition coding achieves capacity, Slow fading channel, Fast fading channel, Full channel side information, Channel side information at receiver only, Full channel side information, Frequency selective fading channels.			
<b>RBT Levels: L2, L3</b>			
<b>Module-5</b>			
<b>Multuser diversity, Physical Modeling of MIMO channels:</b> Multuser diversity gain, Multuser versus classical diversity, Fair scheduling and multuser diversity, Channel prediction and feedback, Opportunistic beam forming using dumb antennas, Multuser diversity in multicell systems, Line-of-sight SIMO channel, Line-of-sight MISO channel, Antenna arrays with only a line-of-sight path, Geographically separated antennas, Line-of-sight plus one reflected path, MIMO multipath channel, Angular domain representation of signals, Angular domain representation of MIMO channels, Statistical modeling in the angular domain, Degrees of freedom and diversity, Dependency on antenna spacing.			
<b>RBT Levels: L3, L4</b>			

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

1. Two Unit Tests each of **25 Marks**.
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the Cos and Pos.

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks CIE methods/question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

**Semester-End Examination:**

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module.

**Suggested Learning Resources:****Books**

1. Andrea Goldsmith, Wireless Communications, Cambridge University Press, 2005.
2. David T, Pramod Viswanath, Fundamentals of Wireless Communications, Cambridge.

**Weblinks and Video Lectures (e-Resources):**

- <https://nptel.ac.in/>

**Course outcome (Course Skill Set)**

At the end of the course the student will be able to:

Sl. No.	Description	Blooms Level
CO1	Implement physical models of wireless channels. Gain knowledge on communication links and physical model.	L3, L4
CO2	Gain knowledge of key concepts of wireless communication	L3
CO3	Measure capacity of AWGN channel, LTI Gaussian channels and various fading channels.	L3
CO4	Study uplink and downlink model of AWGN channel, fading channels and multiuser diversity.	L2, L3

<b>MULTIMEDIA AND APPLICATIONS</b>			
Course Code	<b>MEC115C</b>	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	3 Hours
<b>Course objectives:</b>			
<b>This course will enable students to:</b>			
<ul style="list-style-type: none"> <li>• Understanding basics of multimedia including text, image, audio, video and multimedia networking terminology.</li> <li>• Explore how multimedia is used in different applications like image compression and text compression.</li> <li>• Understand various audio and video compression techniques.</li> <li>• Comprehend the various video compression standards and Multimedia Networks with applications.</li> </ul>			
<b>Module-1</b>			
<b>Introduction:</b> Multimedia information representation, Multimedia networks, Multimedia applications, Application and networking terminology, Network QoS and application QoS, Digitization principles, Text, images, audio and video.			
<b>RBT Levels: L2</b>			
<b>Module-2</b>			
<b>Text and image compression:</b> Compression principles, Text compression- Run length, Huffman, LZW, Document Image compression using T2 and T3 coding, image compression- GIF, TIFF and JPEG.			
<b>RBT Levels: L3</b>			
<b>Module-3</b>			
<b>Audio and Video Compression:</b> Audio compression – principles, DPCM, ADPCM, Adaptive and Linear Predictive coding, Code-Excited LPC, Perceptual coding, MPEG and Dolby coders video compression, Video compression principles.			
<b>RBT Levels: L3</b>			
<b>Module-4</b>			
<b>Video Compression Standards:</b> H.261, H.263, MPEG, MPEG 1, MPEG 2, MPEG-4 and Reversible VLCs, MPEG-7 standardization process of multimedia content description, MPEG 21 multimedia framework.			
<b>RBT Levels: L3</b>			
<b>Module-5</b>			
<b>Multimedia Networks:</b> Basics of Multimedia Networks, Communications and Applications: Quality of Multimedia Data Transmission, Multimedia over IP, Multimedia over ATM Networks, Transport of MPEG-4, Media on Demand (MoD).			
<b>RBT Levels: L3, L4</b>			

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks**

to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

**CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

**Semester-End Examination:**

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.

The students will have to answer five full questions, selecting one full question from each module.

**Suggested Learning Resources:****Text Books:**

1. Fred Halsall, "Multimedia Communications: Applications, Networks, Protocols and Standards" Pearson Education Publishers, 2001, ISBN: 97802013981871.
2. Raif Steinmetz, Klara Nahrstedt, "Multimedia: Computing, Communications and Applications", Pearson education, 2002.

**Reference Books:**

1. K. R. Rao, Zoran S. Bojkovic, Dragorad A. Milovanovic, "Multimedia Communication Systems", Pearson education, 2004.
2. Hans. W. Barz, Gregory A. Bassett, "Multimedia Networks: Protocols, Design and Applications", John Wiley & Sons publications, 2016. ISBN: 9781119090137.
3. John Billamil, Louis Molina, "Multimedia: An Introduction", PHI, 2002.

**Web links and Video Lectures (e-Resources):**

- <https://nptel.ac.in/>

**Semester Course outcome (Course Skill Set)**

At the end of the course the student will be able to:

Sl. No.	Description	Blooms Level
CO1	Deploy the right multimedia communication models.	L3, L4
CO2	Apply QoS to multimedia network applications with efficient routing techniques.	L3
CO3	Discuss the various standards and quality aspects of digital video formats used for multimedia application.	L2
CO4	Solve the security threats in the multimedia networks.	L3
CO5	Develop the real-time multimedia network applications.	L4

**Semester- I**

<b>PROCESS CONTROL</b>			
Course Code	<b>MEC115D</b>	CIE Marks	50
Teaching Hours/Week (L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	03	Exam Hours	03
<p><b>Course Learning objectives:</b></p> <ul style="list-style-type: none"> <li>• To understand the need of process control, basic principles of various manufacturing processes and apply engineering knowledge to do problem analysis in process control.</li> <li>• To define common dynamics of processes found in many industries and model them mathematically.</li> <li>• To select the proper controller and apply the tuning rules to achieve optimum performance.</li> <li>• To understand, interpret and implement tuning of the controllers using various methods and study about digital controllers.</li> <li>• To select advanced control strategy to enhance the performance.</li> </ul>			
<b>Module-1</b>			
<p><b>Introduction:</b> Introduction to Process Control. Control objectives, servo regulatory control, and classification of process variables.</p> <p><b>Modeling of some Chemical Process Systems:</b> Modeling basics, Degree of Freedom, Mass Balance, Energy Balance equations, linearization of nonlinear systems, Modeling of Level Tank System, Continuous Stirred Tank Heater, Continuous Stirred Tank Reactor, Transfer function.</p> <p style="text-align: right;"><b>RBT Levels: L2</b></p>			
<b>Module-2</b>			
<p><b>Elements of Process Control:</b>Dead time, Interacting and non-interacting systems, self-regulation, inverse response, capacity of process, integrating systems, multi-capacity process.</p> <p><b>Process Identification:</b>Dynamic behavior of first and second order processes, Obtaining First Order Plus Time Delay (FOPTD) model with Process Reaction curve. Obtaining second order model of processes.</p> <p style="text-align: right;"><b>RBT Levels: L2, L3</b></p>			
<b>Module-3</b>			
<p><b>Common Controller Modes:</b>Controller Modes, ON OFF, Multi position, time proportional controller, Theory Proportional, Integral and Derivative modes, PI, PD, PID Controller, Electronics Controller implementation, Dynamic Behavior of closed loop systems with P, I, D, PI, PID modes.</p> <p style="text-align: right;"><b>RBT Levels: L2, L3</b></p>			
<b>Module-4</b>			
<p><b>Discretisation and Implementation Issues:</b>Discrete time control mode realization. Velocity and Position algorithm of PID control. Integral windup, anti-windup systems, controller bias, bumps less transfer.</p> <p><b>Tuning of Controllers:</b> Application and tuning, ZN Tuning (Open loop and Closed loop), Performance criteria, Integral criteria.</p> <p style="text-align: right;"><b>RBT Levels: L3, L4</b></p>			
<b>Module-5</b>			
<p><b>Some Advance Control Techniques:</b>Cascade Control, Feed forward Control, ratio Control, Air Fuel Ratio Control for Drum Boilers. Level Control in Drum Boiler, Shrinking and Swelling, Inverse response of Drum Boiler.</p> <p style="text-align: right;"><b>RBT Levels:L3, L4</b></p>			

**Assessment Details (both CIE and SEE)**

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

**Continuous Internal Evaluation:**

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

**CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

**Semester-End Examination:**

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.

**Suggested Learning Resources:****Books**

1. G. Stephanopolous, "Chemical Process Control An Introduction to Theory and Practice", Prentice Hall India, August 2000.
2. Surekha Bhanot, "Process Control Principles and Applications", Oxford, 2008
3. C.D. Johnson, "Process Control Instrumentation Technology", Prentice Hall India.
4. Thomas Marlin, "Process Control Designing Processes and Control for Dynamic Performance", Tata MC Graw Hill, 2012.
5. F.G. Shinsky, "Process Control Systems Application Design and Adjustment" 3rd edition, McGraw Hill International, 6. D. E. Seborg, T.F. Edgar, D. A. Mellichamp, "Process Dynamics and Control", Wiley, 2004.

**Web links and Video Lectures (e-Resources):**

- <https://nptel.ac.in/>

**Skill Development Activities Suggested**

- To develop a simple control loop for a system using microcontroller or hardware circuit e.g. on off control of heaters/temperature control systems, displaying of the variables on computer screens or LCD screens etc.

**Course outcome (Course Skill Set)**

At the end of the course the student will be able to :

Sl. No.	Description	Blooms Level
CO1	Understand the need of process control, basic principles of various manufacturing processes and apply engineering knowledge to do problem analysis in process control.	L2, L3
CO2	Define common dynamics of processes found in many industries and model them mathematically.	L2
CO3	Select the proper controller and apply the tuning rules to achieve optimum performance.	L3
CO4	Understand, interpret and implement tuning of the controllers using various methods and study about digital controllers.	L2, L3, L4
CO5	Select advanced control strategy to enhance the performance.	L3



<b>ADVANCED MACHINE LEARNING AND DEEP LEARNING LAB</b>			
Course Code	<b>MECL116A</b>	CIE Marks	50
Teaching Hours/Week (L:P:T/SDA)	0:4:0	SEE Marks	50
Credits	02	Exam Hours	03
<b>Course Objectives:</b>			
<ul style="list-style-type: none"> <li>To apply theoretical knowledge to practical scenarios.</li> <li>To gain proficiency in implementing machine learning algorithms.</li> <li>To analyse real-world problems and develop appropriate solutions.</li> </ul>			
<b>Sl.No.</b>	<b>Experiments</b>		
1	Implement multivariate linear regression.		
2	Implementing Decision tree Classification.		
3	Implement K-means clustering algorithm.		
4	Write a program for Gradient Descent Learning.		
5	Implement Bidirectional Recurrent neural network.		
6	Implementation of Natural Language Processing.		
7	Implementation of Speech Recognition.		
8	Case study- Convolutional Neural Networks.		
<b>Demonstration Experiments (For CIE)</b>			
9	Visualizing linear regression: Use a physical model or software to demonstrate how a line fits to data points.		
10	Overfitting and underfitting: Demonstrate the effects of overfitting and underfitting using simple datasets.		
11	Convolution operation: Visualize the convolution process using image patches.		
12	Language modelling: Generate text using a simple RNN model.		
<b>Course outcomes (Course Skill Set):</b>			
At the end of the course the student will be able to:			
<ol style="list-style-type: none"> <li>Implement and apply machine learning techniques in prediction problems.</li> <li>Implement suitable learning algorithms to solve a given problem.</li> <li>Implement a model based on machine learning for an application.</li> </ol>			

### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 40% of maximum marks in the semester-end examination(SEE). In total of CIE and SEE student has to secure 50% maximum marks of the course.

#### Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- **Total marks scored by the students are scaled down to 30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 01 tests for 100 marks, test shall be conducted after the 14<sup>th</sup> week of the semester.
- In test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- **The test marks is scaled down to 20 marks** (40% of the maximum marks).

The Sum of **scaled-down** marks scored in the report write-up/journal and marks of test is the total CIE marks scored by the student.

#### Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University.

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 10% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

#### Suggested Learning Resources:

- Deep Learning - Goodfellow, Bengio and Courville
- Fundamentals of Deep Learning – Nikhil Budama
- Neural Networks and Deep Learning – CharuAggarwal
- Hands-on Deep Learning Algorithms with Python – SudharsanRavichandran

<b>ELECTRONICS AND COMMUNICATION LABORATORY</b>			
Course Code	<b>MECL116B</b>	CIE Marks	50
Teaching Hours/Week (L:P:T/SDA)	0:4:0	SEE Marks	50
Credits	02	Exam Hours	03
<b>Course Objectives:</b>			
<ul style="list-style-type: none"> <li>To apply theoretical knowledge to practical scenarios.</li> <li>To design and analyse analog and mixed-signal circuits.</li> <li>To implement and evaluate timing and oscillation circuits.</li> <li>To analyse and implement communication systems.</li> </ul>			
<b>Sl.No.</b>	<b>Experiments</b>		
<b>Part - A</b>			
1	Design a Two-Stage direct coupled Differential Amplifier with series voltage Negative Feedback of $\beta=50$ .		
2	Design a Voltage regulator using operational amplifier to produce output of 12V with maximum load current of 50mA.		
3	Design a Two-stage CS Amplifier with overall gain of 100. Plot the frequency response and estimate the Bandwidth and Q factor.		
4	Design a Darlington Emitter follower using MOSFET/BJT with and without bootstrap; plot the frequency response. Also calculate gain and bandwidth.		
5	Design and realize: i) Four-bit weighted R – 2R ladder DAC. ii) Two-bit Flash ADC using Op-amp.		
6	Design and verify an IC 555 timer-based pulse generator for the specified pulse of 2ms.		
7	Using IC NE 566 Voltage Controlled Oscillator, design a circuit to generate square and triangular waveform with a time period of 0.2ms.		
<b>Part - B</b>			
8	Design a radio receiver for a given frequency (88 to 108 MHz) and measure the sensitivity, selectivity, and fidelity of the same.		
9	Generate PAM and PDM signals for a pulse duration of 10 msec using IC 555 Timer.		
10	Implement an AM and FM systems and measure its noise figure.		
11	Consider the bit sequence of length 10,000. Modulate it with BPSK, BASK, BFSK. Transmit the signal through AWGN channel. Vary the SNR. Compare the theoretical and simulated probability of error.		
12	Design and implement the Adaptive delta modulation and demodulation.		
<b>Course outcomes(Course SkillSet):</b>			
At the end of the course the student will be able to:			
<ol style="list-style-type: none"> <li>Analyze frequency response of BJT/ MOSFET circuits.</li> <li>Design Analog circuits using OPAMPs and IC555 for different applications.</li> <li>Design and test circuits for Analog and digital modulation/demodulation schemes.</li> <li>Design and test circuits for Analog to digital signal conversion techniques.</li> <li>Design and analysis of feedback circuits.</li> </ol>			

### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 40% of maximum marks in the semester-end examination (SEE). In total of CIE and SEE student has to secure 50% maximum marks of the course.

### Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- **Total marks scored by the students are scaled down to 30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 01 tests for 100 marks, test shall be conducted after the 14<sup>th</sup> week of the semester.
- In test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- **The test marks is scaled down to 20 marks** (40% of the maximum marks).

The Sum of **scaled-down** marks scored in the report write-up/journal and marks of test is the total CIE marks scored by the student.

### Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University.

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 10% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

### Suggested Learning Resources:

- "Analog Integrated Circuit Design" by David A. Johns and Ken Martin.
- "Design of Analog CMOS Integrated Circuits" by Behzad Razavi.
- "Op-Amps and Linear Integrated Circuits" by Ramakant A. Gayakwad.
- "555 Timer IC: Operation and Application" by Michael T. R. R. Haskell.
- "Communication Systems" by Simon Haykin.
- "Digital Communications" by John G. Proakis and Masoud Salehi.