

Design of Analog and Mixed Mode VLSI Circuits			
Course Code	MLVS201	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:2:0	SEE Marks	50
Total Hours of Pedagogy	40hoursTheory+10-12Labslots	Total Marks	100
Credits	04	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • To understand the basic physics and operation of MOS devices. • To study Single-Stage and Differential Amplifiers. • To learn Data Converter Specifications and Architectures. • To understand Single ended Differential Amplifier and operations. • To learn architecture of Data converter includes ADC (Analog to Digital) and DAC (Digital to Analog) Converters. 			
MODULE-1			
Basic MOS Device Physics: General considerations, MOS1/V Characteristics, second order effects, MOS device Models.			RBT Levels: L2
MODULE-2			
Single stage Amplifier: Basic Concepts, Common Source stage, Source follower.			RBT Levels: L2, L3
MODULE-3			
Single stage Amplifier: common-gate stage, Cascade Stage, choice of device models.			RBT Levels: L2, L3
MODULE-4			
Differential Amplifiers: Single ended and differential operation, Basic differential pair, Common mode response, Differential pair with MOS loads, Gilbert cell.			RBT Levels: L2, L3
MODULE5			
Data Converter Architectures : DAC & ADC Specifications, Current Steering DAC, Charge Scaling DAC, Flash ADC, Successive Approximation ADC.			RBT Levels: L3, L4

PRACTICAL COMPONENT OF IPCC (May cover all/major modules)

Sl.NO	Experiments
1	Design a Single Staged differential amplifier
2	Design a Common source amplifier
3	Design an op-amp with given specification *using differential amplifier Common source amplifier in library. (Applicable Library should be added & information should be given to the Designer.)
4	Design a 4 bit R-2R based DAC for the given specification (Applicable Library should be added & information should be given to the Designer.)
5	Design an Integrator using OPAMP (First Order)
6	Design a Differentiator using OPAMP (First Order)
7	Design and characterize basic Sigma delta ADC from the available designs.
Note	1. Experiment to be conducted using suitable CAD tool 2. For 1-4 experiments draw the schematic and verify the following i) DC Analysis ii) AC Analysis iii) Transient Analysis b. Draw the Layout and verify the DRC, ERC, LVSc. Check for XXd. Extract RC and back annotate the same and verify the Design

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

CIE for the theory component of IPCC

1. Two Tests each of **25 Marks**
2. Two assignments each of **25 Marks/One Skill Development Activity of 50 marks**
3. Total Marks of two tests and two assignments/one Skill Development Activity added will be CIE for 60 marks, marks scored will be proportionally scaled down to **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for **10 marks**. Marks of all experiments' write-ups are added and scaled down to **15 marks**.
- The laboratory test at the end /after completion of all the experiments shall be conducted for **50 marks** and scaled down to **05 marks**.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by the University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

1. The question paper will be set for 100 marks and marks scored will be scaled down proportionately to 50 marks.
2. The question paper will have ten questions. Each question is set for 20 marks.
3. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
4. The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE papers shall include questions from the practical component).

- The minimum marks to be secured in CIE to appear for SEE shall be the 15 (50% of maximum marks-30) in the theory component and 10 (50% of maximum marks-20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum

of 04/05 questions to
be set from the practical component of IPCC, the total marks of all questions should not be more

than the 20 marks.

- SEE will be conducted for 100 marks and students shall secure 40% of the maximum marks to qualify in the SEE. Marks secured will be scaled down to 50. (Student has to secure an aggregate of 50% of maximum marks of the course (CIE+SEE))

Suggested Learning Resources:

Books

- 1) "Behzad Razavi", Design of Analog CMOS Integrated Circuits, TMH 2007.
 - 2) "R. Jacob Baker", CMOS Circuit Design, Layout, and Simulation, Wiley Second Edition
- "Phillip E. Allen, Douglas R. Holberg", CMOS Analog Circuit Design Oxford University Press Second Edition.

Weblinks and Video Lectures (e-Resources):

VTUe-learning Resources.

Activity Based Learning (Suggested Activities in Class) / Practical Based learning

1. Interact with industry (small, medium, and large).
2. Involve in research/testing/project to understand their problems and help creative and innovative methods to solve the problem.
3. Involve in case studies and field visits/fieldwork
4. Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
5. Handle advanced instruments to enhance technical talent.
6. Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
7. Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl.No.	Description	Blooms Level
C01	Use efficient analytical tools for quantifying the behaviour of basic circuits by inspection.	L2, L3
C02	Design high-performance, amplifier circuits with the trade-offs between speed, precision and power dissipation.	L3, L4
C03	Design and study the behaviour of phase-locked-loops for the applications.	L3, L4
C04	Identify the critical parameters that affect the analog and mixed-signal VLSI circuits' performance	L3
C05	Perform calculations in the digital or discrete time domain, more sophisticated data converter to translate the digital data to and from inherently analog world.	L5

Program Outcome of this course

Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	PO1
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering.	PO2
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	PO3
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System On Chip to optimize its performance and excel in industry sectors related to VLSI/ Embedded domain.	PO4
5.	Understand impact of professional engineering solutions in societal and environmental contexts and	PO5

VLSI Testing & Verification			
Course Code	MLVS202	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40Hoursof Teaching	Total Marks	100
Credits	03	Exam Hours	03
Course Learning objectives:			
<ul style="list-style-type: none"> • TostudyFaults indigitalcircuits. • TolearnvariousalgorithmsfortestgenerationofCombinationalLogic Circuits. • Tostudytheapproachtodealwiththetesting problemsatthechiplevel(BIST). • ToknowaboutDesignVerificationConcepts,SimulatorArchitecturesandOperations. 			
Module-1			
Faults indigitalcircuits: FailuresandFaults,Modelingoffaults,TemporaryFaults. TestgenerationforCombinationalLogiccircuits: FaultDiagnosisofdigitalcircuits,Testgenerationtechniquesforcombinationalcircuits(One-DimensionalPathSensitization, BooleanDifference, D-Algorithm). <div style="text-align: right;">RBT Levels: L2, L3</div>			
Module-2			
Testgenerationfor CombinationalLogiccircuits: Test generationtechniquesfor combinationalcircuits(PODEM,FAN, DelayFaultDetection),Detectionof multiplefaultsinCombinationallogiccircuits. Designoftestablesequentialcircuits: ControllabilityandObservability,Ad-Hocdesignrulesforimproving testability,designofdiagnosablesequentialcircuits,thescan-pathtechniquefortestablesequentialcircuitdesign. <div style="text-align: right;">RBT Levels: L2, L3</div>			
Module-3			
Built-InSelfTest: TestpatterngenerationforBIST,Outputresponse analysis,CircularBIST,BISTArchitectures. <div style="text-align: right;">RBT Levels: L2, L3</div>			
Module-4			
An Invitation to Design Verification: What is design verification? The basic verification principle, Verificationmethodology, Simulation-based verification versus formal verification, Limitations of formal verification, A quickoverview of Verilog scheduling andexecutionsemantics. CodingforVerification: Functionalcorrectness,Timingcorrectness. <div style="text-align: right;">RBT Levels: L2, L3</div>			
Module-5			
SimulatorArchitecturesandOperations: Thecompilers,Thesimulators,Simulatortaxonomyandcomparison,Simulatoroperationsandapplications. <div style="text-align: right;">RBT Levels: L2, L3</div>			

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

1. Two Unit Tests each of 25 Marks
2. Two assignments each of 25 Marks or one Skill Development Activity of 50 marks to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Books

- 1) Lala Parag K, "Digital Circuit Testing and Testability", New York, Academic Press 1997.
- 2) Abramovici M, Breuer MA, "Digital Systems Testing and Testable Design and Friedman AD", Wiley 1994.
- 3) William K. Lam, "Hardware Design Verification: Simulation and Formal Method-Based Approaches", Prentice Hall PTR, 2005.
- 4) Vishwani D Agarwal, "Essential of Electronic Testing for Digital, Memory and Mixed Signal Circuits", Springer 2002

Web links and Video Lectures (e-Resources):

- <https://www.youtube.com/watch?v=O5lyBoWR-PA&list=PLx98Qgh5zPjh6oWI73QfQHZAmAiyt8Wkf>
- <https://www.youtube.com/watch?v=Abld-fSxiNM&list=PLbMVogVj5nJTClnafWQ9FK2nt3cGG8kCF>
- <https://www.youtube.com/watch?v=MEaMm423t0w&list=PLZjlBaHNchvOFBWBAtAP9exwOgYpKqsO4&index=1>

Skill Development Activities Suggested

Skill Development Activities Suggested:

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/project to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical-activities which will enhance their skill. The prepared reports shall be evaluated for CIE marks.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl.No.	Description	Blooms Level
C01	Analyze the need for fault modeling and testing of digital circuits	
	L3C02	
	Generate fault lists for digital circuits and compress the tests for efficiency	L2,
L3C03	Apply boundary scan technique to validate the performance of digital circuits	L3,
L4C04	Design built-in self tests for complex digital circuits	L3
C05	Apply the Verification Concepts to Digital Circuits.	L3

Program Outcome of this course

Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	P01
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering.	P02
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standard in the area of VLSI design and embedded systems.	P03
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System On Chip to optimize its performance and excel in industry sectors related to VLSI/ Embedded domain.	P04
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	P05

ARM Cortex-M3 and M4 Processors			
Course Code	MLVS203	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40hoursTheory	Total Marks	100
Credits	03	Exam Hours	03
Course Learning Objectives:			
<ul style="list-style-type: none"> • To study ARM Cortex-M3/M4 microcontrollers. • Develop assembly-level and Embedded C programs and interface with other external devices. • To know-how to develop software for systems based on Cortex-M3/M4 processor. 			
Module-1			
<p>Introduction to ARM Cortex-M Processors: Introduction, Advantages and Applications to Cortex_M processors, Resources for using ARM_ processors and ARM Microcontrollers, Background and history of ARM.</p> <p>Introduction to Embedded Software Development: Inside typical ARM_ microcontrollers, Development suites & boards, Software development flow, Compiling applications, Software flow, Data types in C programming, Inputs, outputs, and peripherals accesses and Microcontroller interfaces.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-2			
<p>Introduction to Embedded Software Development: The Cortex microcontroller software interface standard (CMSIS)</p> <p>Technical Overview: General information about the Cortex-M3 and Cortex-M4 processors, Features of the Cortex_M3 and Cortex-M4 processors.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-3			
<p>Architecture: Behaviour of the application program status register (APSR), Memory system, Exceptions and interrupts, System control block (SCB), Debug, Reset and reset sequence.</p> <p>Instruction Set: Background to the instruction set in ARM Cortex M processors, Comparison of the instruction set in ARM Cortex M processors, Understanding the assembly language syntax, Use of a suffix in instructions, UAL.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-4			
<p>Instruction Set: Instruction Set</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-5			
<p>Exceptions and Interrupts: Overview of exceptions and interrupts, Exception types, Overview of interrupt management, Definitions of priority, Vectortable and vectortable relocation, Interrupt inputs and pending behaviors, Exception sequence overview, Details of NVIC registers for interrupt control, Details of SCB registers for exception and interrupt control, Details of special registers for exception or interrupt masking, Example procedures in setting up interrupts, Software interrupts.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			

AssessmentDetails(bothCIEandSEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

1. Two Unit Tests each of 25 Marks
2. Two assignments each of 25 Marks or one Skill Development Activity of 50 marks to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Text Books

- 1) J. Yiu, The Definitive Guide to ARM Cortex-M3 and Cortex-M4 Processors, 3rd Edition, Newnes Publication, 2013.

Reference Books:

- 2) S. Furber, ARM System-on-Chip Architecture, 2nd Edition, Addison-Wesley, 2000.
- 3) A. Deshmukh, Microcontroller-Theory & Applications, Tata McGraw Hill, 2017.

Other References:

- 1) Cortex-M series-ARM Reference Manual
- 2) Cortex-M3 Technical Reference Manual (TRM)
- 3) STM32L152xx ARM Cortex M3 Microcontroller Reference Manual
- 4) ARM Architecture Reference Manual-ARM DDI0100E
- 5) ARMv7-M Architecture Reference Manual (ARMv7-M ARM)

Weblinks and Video Lectures (e-Resources):

- [ARM Architecture Fundamentals-https://youtu.be/7LqPJGnBPMM](https://youtu.be/7LqPJGnBPMM)
- <https://www.youtube.com/watch?v=cP6NxivTY94&list=PLbMVogVj5nJRDS4w20G07I4SepLhuAj9X&index=17>
- <https://www.youtube.com/watch?v=Kju5UMLC7hg>

<https://nptel.ac.in/courses/108105057>: by Prof. R. Mall and Prof. A. Patra, IIT Kharagpur

Skill Development Activities Suggested

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical-activities which will enhance their skill. The prepared reports shall be evaluated for CIEMarks.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl.No.	Description	Blooms Level
CO1	Describe the architecture, modes of operation, memory organization, interrupts of ARM Cortex-M3 family of microprocessors.	L1
CO2	Describe the programming and interrupts of ARM Cortex-M3 family of microprocessors.	L1
CO3	Demonstrate peripheral interfacing with advanced programming of ARM Cortex-M3/M4 microcontrollers for real-time applications.	L2

Program Outcome of this course

Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	PO1
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics &	PO2
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	PO3
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System On Chip to optimize its	PO4
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	PO5

Real Time Operating System			
Course Code	MLVS204	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40hoursTheory	Total Marks	100
Credits	03	Exam Hours	03
Course Learning Objectives:			
<ol style="list-style-type: none"> 1. To explain the concept of a real-time system and why these systems are usually implemented as concurrent processes 2. To describe a design process for real-time systems. 3. To explain the role of a real-time operating systems. 4. To introduce debugging process architectures RTOS. 			
Module-1			
Real-Time Systems and Resources: Brief history of Real Time Systems, A brief history of Embedded Systems. System Resources, Resource Analysis, Real-Time Service Utility, Scheduler concepts, Real-Time OS, State transition diagram and tables, Thread Safe Reentrant Functions. (Text 1: Selected sections from Chap. 1, 2)			
RBT Levels: L2, L3			
Module-2			
Processing with Real Time Scheduling: Scheduler Concepts, Preemptive Fixed Priority Scheduling Policies with timing diagrams and problems and issues, Feasibility, Rate Monotonic least upper bound, Necessary and Sufficient feasibility, Deadline-Monotonic Policy, Dynamic priority policies, Alternative to RM policy.			
RBT Levels: L2, L3			
Module-3			
Memory and I/O: Worst case execution time, Intermediate I/O, Shared Memory, ECC Memory, Flash file systems. Multi-resource Services, Blocking, Deadlock and livelock, Critical sections to protect shared resources, Missed deadline, QoS, Reliability and Availability, Similarities and differences, Reliable software, Available software.			
RBT Levels: L2, L3			
Module-4			
Firmware Components: The 3 firmware components, RTOS system software mechanisms, Software application components. Debugging Components, Exceptions, assert, Checking return codes, Single-step debugging, Test access ports, Trace Ports.			
RBT Levels: L2, L3			
Module-5			
Process and Threads: Process and thread creations, Programs related to semaphores, message queue, shared Buffer applications involving inter task/thread communication			
RBT Levels: L2, L3			
Assessment Details (both CIE and SEE)			
<p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p>			
Continuous Internal Evaluation:			
<ol style="list-style-type: none"> 1. Two Unit Tests each of 25 Marks 2. Two assignment each of 25 Marks or one Skill Development Activity of 50 marks to attain the COs and POs 			

The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks
CI Methods/question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Books

Text Books: 1. Sam Siewert, "Real-Time Embedded Systems and Components", Cengage Learning India Edition, 2007.
 2. Dr. K.V.K. Prasad, Embedded/Real Time Systems, Concepts, Design and Programming, Black Book, Dream Tech Press, New edition, 2010.

Reference Books: 1. James WSLiu, "Real Time System", Pearson education, 2008.
 2. Dream Tech Software Team, "Programming for Embedded Systems", John Wiley, India Pvt. Ltd., 2008.

Weblinks and Video Lectures (e-Resources):

- https://www.youtube.com/watch?v=dHsHP9RrXBw&list=PLJ5C_6qdAvBH-JNRllupFb44miyx9M8JD

Skill Development Activities Suggested:

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/project to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical-activities which will enhance their skill. The prepared reports shall be evaluated for CI marks.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl.No.	Description	LEVELS
1	Develop programs for real time services, firmware and RTOS, using the fundamentals of Real Time Embedded System, real time service utilities, debugging methodologies and optimization techniques.	L6
2	Select the appropriate system resources (CPU, I/O, Memory, Cache, ECC Memory, Microcontroller/FPGA/ASIC) to improve the system performance.	L1, L2
3	Apply priority based static and dynamic real time scheduling techniques for the given specifications	L3
4	Analyze deadlock conditions, shared memory problem, critical section problem, missed deadlines, availability, reliability and QoS.	L4
5	Develop programs for multi-threaded applications using suitable techniques and data	L6

Program Outcome of this course		
Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	P01
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering.	P02
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	P03
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System On Chip to optimize its performance and excel in industry sectors related to VLSI / Embedded domain.	P04
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	P05

Fin FETs and Other Multi-Gate Transistors			
Course Code	MLVS215A	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40hoursTheory	Total Marks	100
Credits	03	Exam Hours	03
Course Learning objectives:			
<ul style="list-style-type: none"> To learn the evolution of SOI MOS transistor. To have an insight into thin film formation techniques and advanced gate stack deposition. To enable the students to analyse physics behind BSIM-CMG. To analyse the electrostatics of the multi-gate MOS system. To realise the interrelationship between the multi-gate FET device properties and digital and analog circuits. 			
Module-1			
The SOI MOSFET: From Single Gate to Multi Gate: A brief history of Multiple-Gate MOSFETs, Multi Gate MOSFET physics. RBT Levels: L2, L3			
Module-2			
Multigate MOSFET Technology: Introduction, Active Area: Fins, Gate Stack RBT Levels: L2, L3			
Module-3			
BSIM-CMG: A Compact Model for Multi-Gate Transistors: Introduction, Framework for Multi Gate FET Modeling, Multi Gate Models, BSIM-CMG and BSIM-IMG, BSIM-CMG. RBT Levels: L2, L3			
Module-4			
Physics of the Multi Gate MOS system: Device electrostatics, Double gate MOS system, Two-dimensional confinement RBT Levels: L2, L3			
Module-5			
Multi-Gate MOSFET circuit Design: Introduction, Digital Circuit Design, Analog Circuit Design RBT Levels: L2, L3			
Assessment Details (both CIE and SEE)			
<p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p>			
Continuous Internal Evaluation:			
<ol style="list-style-type: none"> Two Unit Tests each of 25 Marks Two assignments each of 25 Marks or one Skill Development Activity of 50 marks to attain the COs and POs 			
The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks			
CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.			
Semester-End Examination:			
<ol style="list-style-type: none"> The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50. The question paper will have ten full questions carrying equal marks. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module. Each full question will have a sub-question covering all the topics under a module. The students will have to answer five full questions, selecting one full question from each module 			

**Suggested Learning
Resources:Books**

- 1) J.P.Colinge, FinFETs and other Multi-Gate Transistors, Springer, Series on Integrated Circuits and Systems.
- 2) Samar Saha, FinFET Devices for VLSI Circuits and Systems, CRC Press, First Edition, 2020
- 3) Weihua Han, Zhiming M. Wang, Toward Quantum FinFET, Springer Cham, First Edition 2021.
- 4) Yogesh Singh Chauhan, Darsen D, et al, FinFET Modeling for IC Simulation and Design: using the BSIM-CMG standard, Academic Press, 2015.

Weblinks and Video Lectures (e-Resources):

1. <http://www.ee.iitb.ac.in>
2. <http://onlinecourses.nptel.ac.in>
3. <http://icmaskdesign.com>
4. <http://link.springer.com>

Skill Development Activities Suggested

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/projects to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc.

Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical-activities which will enhance their skill. The prepared report shall be evaluated for CIEMarks.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl.No.	Description	Blooms Level
CO1	List out the advantages and challenges of Multi-gate FinFETs.	L1
CO2	Describe thin film formation technique, gate stack deposition and physics beyond BSIMCMG	L2
CO3	Analyze electrostatics of multi-gate MOS system and correlate multi-gate FET device properties and elementary digital and analog circuits.	L4

Program Outcome of this course		
Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	P01
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering.	P02
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	P03
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System On Chip to optimize its performance and excel in industry sectors related to VLSI/ Embedded domain.	P04
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	P05

Hard ware Security			
Course Code	MLVS215B	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40hoursTheory	Total Marks	100
Credits	03	Exam Hours	03
Course Learning objectives:			
<ul style="list-style-type: none"> • Tounderstandthecurrentpracticeof SoCdesignandvalidationmethodology. • TounderstandtheSecurityassetsandattackmodels. • TolearnthedetectionofhardwareTrojans inIPs 			
Module-1			
SecurityandTrustVulnerabilitiesinThird-PartyIPs:DesignandValidationofSoCs,SecurityandTrustVulnerabilitiesinThird-PartyIPs,TrustworthySoCDesignUsingUntrustedIps			RBT Levels: L2, L3
Module-2			
SecurityRuleCheck:Introduction,SecurityAssetsandAttackModels,DSeRC:DesignSecurityRuleCheck,DevelopmentofDSeRCFramework			RBT Levels: L2, L3
Module-3			
DigitalCircuitVulnerabilitiestoHardwareTrojans:Introduction,TheGate-LevelDesignVulnerabilityAnalysisFlow,TheLayout-LevelDesignVulnerabilityAnalysisFlow,TrojanAnalyses			RBT Levels: L2, L3
Module-4			
CodeCoverageAnalysisforIPTrustVerification,HardwareTrojanStructure,RelatedWork,ACaseStudyforIPTrustVerification,SimulationResults			RBT Levels: L2, L3
Module-5			
SecurityBasedonPhysicalUnclonabilityandDisorder:Introduction,UniqueObjects,WeakPhysicalUnclonableFunctions, StrongPhysicalUnclonableFunctions, ControlledPhysicalUnclonableFunctions,			RBT Levels: L2, L3
AssessmentDetails(bothCIEandSEE)			
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. Continuous Internal Evaluation:			
<ol style="list-style-type: none"> 1. Two Unit Tests each of 25 Marks. 2. Two assignments each of 25 Marks or one Skill Development Activity of 50 marks to attain the COs and POs 			
The sum of two tests, two assignments/skill Development Activities, will be scaled down to 50 marks			
CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.			
Semester-End Examination:			
<ol style="list-style-type: none"> 1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50. 2. The question paper will have ten full questions carrying equal marks. 3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module. 4. Each full question will have a sub-question covering all the topics under a module. 5. The students will have to answer five full questions, selecting one full question from each module 			

Suggested Learning Resources:**Books**

- Hardware IP Security and Trust, Prabhat Mishra • Swarup Bhunia • Mark Tehranipoor Editors © Springer International Publishing AG 2017.
- Introduction to Hardware Security and Trust, Mohammad Tehranipoor • Cliff Wang Editors, Springer Science + Business Media, LLC 2012.
- HARDWARE SECURITY Design, Threats, and Safeguards Debdeep Mukhopadhyay Rajat Subhra Chakraborty Indian Institute of Technology Kharagpur West Bengal, India.

Weblinks and Video Lectures (e-Resources):

<https://archive.nptel.ac.in/courses/106/105/106105194/>

Skill Development Activities Suggested

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/project to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/ fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc. Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical –activities which will enhance their skill. The prepared report shall be evaluated for CIEMarks.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:		
Sl.No.	Description	Blooms Level
CO1	Describe the current practice of SoC design and validation methodology and security and trust vulnerabilities in third-party IPs. Section.	L1
CO2	Present the rules and metrics which are required to quantitatively analyze vulnerabilities and development DSeRC framework	L3
CO3	Analyze the gate-level vulnerability flow	L4
CO4	Understand the detection of hardware Trojans in 3PIPs L2CO5 Realizing secure and reliable identification, authentication, and integrity checking of networked smart objects.	L3,L6

Program Outcome of this course		
Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	PO1
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering.	PO2
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	PO3
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System on Chip to optimize its performance and excel in industry sectors related to VLSI / Embedded domain.	PO4
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	PO5

Static Timing Analysis			
Course Code	MLVS215C	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40hoursTheory	Total Marks	100
Credits	03	Exam Hours	03
Course Learning objectives:			
<ul style="list-style-type: none"> • To understand the STA Environment and concepts. • To know standard cell library with timing model and delay model. • To study delay calculations and timing verification concepts of flip-flops. 			
Module-1			
<p>Introduction: Nanometer Designs, What is Static Timing Analysis? Why Static Timing Analysis?, Crosstalk and Noise, Design Flow, CMOS Digital Designs, FPGA Designs, Asynchronous Designs, STA at Different Design Phases, Limitations of Static Timing Analysis, Power Considerations, Reliability Considerations STA Concepts: CMOS Logic Design, Basic MOS Structure, CMOS Logic Gate, Standard Cells, Modeling of CMOS Cells, Switching Waveform, Propagation Delay, Slew of a Waveform, Skew between Signals, Timing Arcs and Unateness, Min and Max Timing Paths, Clock Domains, Operating Conditions</p>			
RBT Levels: L2, L3			
Module-2			
<p>Standard Cell Library: Pin Capacitance, Timing Modeling, Linear Timing Model, Non-Linear Delay Model, Example of Non-Linear, Delay Model Lookup, Threshold Specifications and Slew Derating Timing Models - Combinational Cells, Delay and Slew Models, Positive or Negative Unate, General Combinational Block, Timing Models - Sequential Cells, Synchronous Checks: Setup and Hold, Example of Setup and Hold Checks, Negative Values in Setup and Hold Checks, Asynchronous Checks, Recovery and Removal Checks Pulse Width Checks, Example of Recovery, Removal and Pulse Width Checks, Propagation Delay, State-Dependent Models XOR, XNOR and Sequential Cells, Interface Timing Model for a Black Box, Advanced Timing Modeling, Receiver Pin Capacitance, Specifying Capacitance at the Pin Level, Specifying Capacitance at the Timing Arc Level, Output Current, Models for Crosstalk Noise Analysis, DCC Current, Output Voltage, Propagated Noise, Noise Models for Two-Stage Cells, Noise Models for Multi-stage and sequential Cells, Other Noise Models, Power Dissipation Modeling, Active Power</p>			
RBT Levels: L2, L3			
Module-3			
<p>Interconnect Parasitics: RLC for Interconnect, Wireload Models, Interconnect Trees, Specifying Wire load Models, Representation of Extracted Parasitic, Detailed Standard Parasitic Format, Reduced Standard Parasitic Format, Standard Parasitic Exchange Format, Representing Coupling Capacitances, Hierarchical Methodology, Block Replicated in Layout, Reducing Parasitic for Critical Nets, Reducing Interconnect Resistance, Increasing Wire Spacing, Parasitics for Correlated Nets. Delay Calculation: Overview, Delay Calculation Basics, Delay Calculation with Interconnect, Pre-layout Timing, Post-layout Timing, Cell Delay using Effective Capacitance, Interconnect Delay, Elmore Delay, Higher Order Interconnect Delay Estimation, Full Chip Delay Calculation, Slew Merging, Different Slew Thresholds, Different Voltage Domains, Path Delay Calculation, Combinational Path Delay, Path to a Flip-flop, Input to Flip-flop Path, Flip-flop to Flip-flop Path, Multiple Paths, Slack Calculation.</p>			
RBT Levels: L2, L3			
Module-4			
<p>Configuring the STA Environment: What is the STA Environment? Specifying Clocks, Clock Uncertainty, Clock Latency, Generated Clocks, Example of Master Clock at Clock Gating Cell Output, Generated Clock using Edge and Edge Shift Options, Generated Clock using Invert Option, Clock Latency for Generated Clocks, Typical Clock Generation Scenario, Constraining Input Paths, Constraining Output Paths, Example A, Example B, Example Timing Path Groups, Modeling of External Attributes, Modeling Drive Strengths, Modeling Capacitive Load, Design Rule Checks, Virtual Clocks,</p>			
RBT Levels: L2, L3			
Module-5			

Timing Verification: Setup Timing Check, Flip-flop to Flip-flop Path, Input to Flip-flop Path, Input Path with ActualClock, Flip flop to Output Path, Input to Output Path, Frequency Histogram, Hold Timing Check, Flip-flop to FlipflopPath, Hold Slack Calculation, Input to Flip-flop Path, Flip-flop to Output Path, Flip-flop to Output Path with ActualClock, Input to Output Path, Multicycle Paths, Crossing Clock Domains, False Paths, Half- Cycle Paths, RemovalTimingCheck,RecoveryTimingCheck,TimingacrossClockDomains,SlowtoFastClockDomains,FasttoSlowClock Domains, Half-cyclePath- Case1, Half-cyclePath-Case2,FasttoSlowClockDomain, SlowtoFastClockDomain

RBT Levels: L2, L3

AssessmentDetails(bothCIEandSEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

1. Two Unit Tests each of 25 Marks
2. Two assignments each of 25 Marks or one Skill Development Activity of 50 marks to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Books

1. J. Bhasker, R. Chadha, "Static Timing Analysis for Nanometer Designs: A Practical Approach", Springer 2009 Reference Books
2. Sridhar Gangadharan, Sanjay Churiwala, "Constraining Designs for Synthesis and Timing Analysis - A Practical Guide to Synopsys Design Constraints (SDC)", Springer, 2013
3. Naresh Maheshwari and Sachin Sapatnekar, "Timing Analysis and Optimization of Sequential Circuits", Springer Science and Business Media, 1999

Weblinks and Video Lectures (e-Resources):

- <https://www.youtube.com/watch?v=KlUn2GjNOFY&list=PLYdInKVfi0Ka5c6kraib5qiCFhPWE9G6e>
- <https://www.youtube.com/watch?v=yYR8BzysTmM&list=PLYdInKVfi0Ka5c6kraib5qiCFhPWE9G6e&index=2>

Skill Development Activities Suggested

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/project to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/ fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc. Students and the course instructor/s to involve either individually or in group to interact together to enhance the learning and applications skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical-activities which will enhance their skill. The prepared report shall be evaluated for CIE marks.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:		
Sl.No.	Description	Blooms Level
C01	Evaluate the delay of any given digital circuits	L5
C02	Prepare the resources to perform the static timing analysis using EDA tool	L6
C03	Prepare timing constraints for the design based on the specification.	L6
C04	Generate the timing analysis report using EDA tool for different checks.	L6
C05	Perform verification and analyze the generated report to identify critical issues and bottleneck for the violation and suggest the techniques to make the design to meet timing	L3

Program Outcome of this course

Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	PO1
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the PO2 bachelor's in Electronics & Communication Engineering.	
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	PO3
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System On Chip to optimize its performance and excel in industry sectors related to VLSI/Embedded domain.	PO4
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	PO5

Embedded Linux System Design and Development Processing			
Course Code	MLVS215D	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40hoursTheory	Total Marks	100
Credits	03	Exam Hours	03
Course Learning Objectives:			
<ul style="list-style-type: none"> • To understand the importance of Embedded Linux in embedded system design. • To gain the knowledge of Board Support Package. • To analyze the memory requirements for design. • To learn the embedded drivers and kernel modules. • To learn the porting applications from traditional RTOS 			
Module-1			
Introduction: History of Embedded Linux, Why Embedded Linux, Embedded Linux Versus Desktop Linux, Frequently Asked Questions, Embedded Linux Distributions, Porting Roadmap. Getting Started: Architecture of Embedded Linux, Linux Kernel Architecture, User Space, Linux Start-Up Sequence, GNU Cross Platform Toolchain			
RBT Levels: L2, L3			
Module-2			
Board Support Package: Inserting BSP in Kernel Build Procedure, Memory Map, Interrupt Management, The PCI Subsystem, Timers, UART, Power Management			
RBT Levels: L2, L3			
Module-3			
Embedded Storage: Flash Map, MTD—Memory Technology Device, MTD Architecture, Sample MTD Driver for NOR Flash, The Flash-Mapping Drivers, MTD Block and Character Devices, Mtdutils Package, Embedded File Systems, Optimizing Storage Space, Tuning Kernel Memory.			
RBT Levels: L2, L3			
Module-4			
Embedded Drivers: Linux Serial Driver, Ethernet Driver, I2C Subsystem on Linux, USB Gadgets, Watchdog Timer, Kernel Modules			
RBT Levels: L2, L3			
Module-5			
Porting Applications: Architectural Comparison, Application Porting Roadmap, Programming with Pthreads, Operating System Porting Layer (OSPL), Kernel API Driver.			
RBT Levels: L2, L3			

AssessmentDetails(bothCIEandSEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

1. Two Unit Tests each of 25 Marks
2. Two assignments each of 25 Marks or one Skill Development Activity of 50 marks to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

CIE methods/question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Books

1. P. Raghavan, Amol Lad, Sriram Neelakandan "Embedded Linux System Design And Development", Auerbach Publications, Taylor & Francis Group, 2006
2. Karim Yaghmour, Jon Masters, Gilad Ben Yossef, and Philippe Gerum "Building Embedded Linux Systems" O'Reilly publications, 2nd edition

Weblinks and Video Lectures (e-Resources):

- <https://www.youtube.com/watch?v=9vsu67uMcko>

Skill Development Activities Suggested

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/project to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc. Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and application skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical-activities which will enhance their skill.

The prepared reports shall be evaluated for CIE marks.

Courseoutcome(CourseSkillSet)

At the end of the course the student will be able to:

Sl.No.	Description	Blo omsl evel
C01	Understand the embedded Linux development environment	L1,L2
C02	Understand and create Linux BSP for a hardware platform	L1,L2
C03	Understand the Linux model for embedded storage and write drivers and applications for the same	L1,L2
C04	Understand various embedded Linux drivers such as serial, I2C, and so on	L1,L2
C05	Port application to embedded Linux from a traditional RTOS	L3

Program Outcome of this course

Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	PO1
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering.	PO2
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	PO3
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System On Chip to optimize its performance and excel in industry sectors related to VLSI/Embedded domain.	PO4
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	PO5

Reconfigurable Computing			
Course Code	MLVS216A	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40hoursTheory	Total Marks	100
Credits	03	Exam Hours	03
Course Learning objectives:			
<ul style="list-style-type: none"> • This course will enable students to: • To learn the various Reconfigurable systems. • To study the different Languages and Compilation. • To understand the Implementation of FPGA. • To learn Partial Reconfiguration Design • To understand the Signal Processing Applications 			
Module-1			
<p>Introduction: History, Reconfigurable vs Processor based system, RC Architecture.</p> <p>Reconfigurable Logic Devices: Field Programmable Gate Array, Coarse Grained Reconfigurable Arrays.</p> <p>Reconfigurable Computing</p> <p>System: Parallel Processing on Reconfigurable Computers, A survey of Reconfigurable Computing System.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-2			
<p>Languages and Compilation: Design Cycle, Languages, HDL, High Level Compilation, Low level Design flow, Debugging Reconfigurable Computing Applications.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-3			
<p>Implementation: Integration, FPGA Design flow, Logic Synthesis.</p> <p>High Level Synthesis for Reconfigurable Devices: Modelling, Temporal Partitioning Algorithms.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-4			
<p>Partial Reconfiguration Design: Partial Reconfiguration Design, Bitstream Manipulation with JBits, The modular Design flow, The Early Access Design Flow, Creating Partially Reconfigurable Designs, Partial Reconfiguration using Handel-C Designs, Platform Design.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-5			
<p>Signal Processing Applications: Reconfigurable computing for DSP, DSP application building blocks, Examples: Beamforming, Software Radio, Image and video processing, Local Neighbourhood functions, Convolution.</p> <p>System on a Programmable Chip: Introduction to SoPC, Adaptive Multiprocessing on Chip.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			

AssessmentDetails(bothCIEandSEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

CIE methods / question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Books

1. Reconfigurable Computing: Accelerating Computation with Field-Programmable Gate Arrays M. Gokhale and P. Graham Springer, ISBN: 978-0-387-26105-8 2005
2. Introduction to Reconfigurable Computing: Architectures, Algorithms and Applications C. Bobda Springer, ISBN: 978-1-4020-6088-5 2007

Reference Books

1. Practical FPGA Programming in C D. Pellerin and S. Thibault Prentice-Hall 2005
2. FPGA Based System Design W. Wolf Prentice-Hall 2004
3. Rapid System Prototyping with FPGAs: Accelerating the Design Process R. Cofer and B. Harding Newnes 2005

Weblinks and Video Lectures (e-Resources):

- nptel.ac.in

Skill Development Activities Suggested

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/project to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/ fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc. Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and applications skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical-activities which will enhance their skill. The prepared reports shall be evaluated for CIEMarks.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl.No.	Description	Blooms Level
CO1	Understand the fundamental principles and practices in reconfigurable architecture	L2
CO2	Simulate and synthesize reconfigurable computing architectures.	L5
CO3	Understand the FPGA design principles, and logic synthesis	L2
CO4	Integrate hardware and software technologies for reconfiguration computing focusing on partial reconfiguration design.	L3
CO5	Design digital systems for a variety of applications on signal processing and system on L6 chip configurations	L6

Program Outcome of this course

Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering.	
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System On Chip to optimize its performance and excel in industry sectors related to VLSI/ Embedded domain.	
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	

Long Term Reliability of VLSI Systems			
Course Code	MLVS216B	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory	Total Marks	100
Credits	03	Exam Hours	03
Course Learning objectives:			
<ul style="list-style-type: none"> To Understand the Various Concepts Related to Electromigration Reliability. To study the Fast EM Stress Evolution Analysis. To study the EM Assessment for Power Grid Networks. To understand the Transistor Aging Effects and Reliability. To learn the Aging Effects in Sequential Elements. 			
Module-1			
Electromigration Reliability: Why Electromigration Reliability?, Why system-level EM Reliability Management? Physics-based EM Modeling, Electromigration Fundamentals, Stress based EM Modeling and stress diffusion equations, Modeling for transient EM effects and initial stress conditions, post voiding stress and void volume evolution, compact physics based EM model for a single wire, other relevant EM models and analysis methods.			
RBT Levels: L2, L3			
Module-2			
Fast EM Stress Evolution Analysis: Introduction, The LT ordinary differential equations for EM stress evolution, The presented Krylov fast EM stress analysis, Numerical results and discussions.			
RBT Levels: L2, L3			
Module-3			
EM Assessment for Power Grid Networks: New power grid reliability analysis method, cross-layout temperature and thermal stress characterization, impact of a cross-layout temperature and thermal stress on EM.			
RBT Levels: L2, L3			
Module-4			
Transistor Aging Effects and Reliability: Introduction, Transistor reliability in advanced technology nodes, Transistor Aging, BTI-Bias Temperature Instability, HCI-Hot Carrier Injection, Coupling models for BTI and HCI degradations, RTN-Random Telegraph Noise, TDDB-Time Dependent Dielectric Breakdown.			
RBT Levels: L2, L3			
Module-5			
Aging Effects in Sequential Elements: Introduction, Background: flip flop timing analysis, process variation model, voltage droop model, Robustness analysis, reliability-aware flip-flop design.			
RBT Levels: L2, L3			

AssessmentDetails(bothCIEandSEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

CIE methods / question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Books

1. Long-Term Reliability of Nanometer VLSI Systems Sheldon X.D. Tan, Mehdi Baradaran Tahoori, Taeyoung Kim, Saman Kia mehr, Zeyu Springer International Publishing 1st Edition, 2019 ISBN: 978-3-030-26171-9

Reference Books:

1. Reliability Wearout Mechanisms in Advanced CMOS Technologies Alvin Wayne Strong, Rolf-Peter Vollertsen, Timothy D. Sullivan, Ernest Y. Wu, Giuseppe La Rosa, Jordi Sune Wiley, Copyright © the Institute of Electrical and Electronics Engineers, Inc. 2009 Print ISBN: 9780471731726
2. Hot-carrier Reliability of MOS VLSI Circuits Yusuf Leblebici, SM Kang Springer Science & Business Media 1st Edition, 1993

Fundamentals of Electromigration Aware Integrated Circuit Design Matthias Thiele, Jens Lienig Springer International Publishing 2018

Weblinks and Video Lectures (e-Resources):

nptel.ac.in

Skill Development Activities Suggested

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/project to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/ fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc. Students and the course instructor/s to involve either individually or in groups to interact together to enhance the learning and applications skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical-activities which will enhance their skill. The prepared reports shall be evaluated for CIEMarks.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl.No.	Description	Blo omsL evel
CO1	Comprehend the recent research in the area of interconnect and device reliability. Understand the physics-based EM modeling.	L2 CO2
CO3	Understand the underlying phenomena of BTI, HCI, TDD Bleeding to device-level reliability degradation.	L2
CO4	Relate to considerations at the circuit-level with both combinational and sequential L4 elements.	

Program Outcome of this course

Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	PO1
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering.	PO2
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	PO3
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System On Chip to optimize its performance and excel in industry sectors related to VLSI/Embedded domain.	PO4
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	PO5

Low Power VLSI Design			
Course Code	MLVS216C	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40hoursTheory	Total Marks	100
Credits	03	Exam Hours	03
Course Learning Objectives:			
<ul style="list-style-type: none"> • To study State-of-the-art approaches of power estimation and reduction. • To understand power dissipation at various levels of design 			
Module-1			
Introduction: Need for low power VLSI chips, charging and discharging capacitance, short circuit current in CMOS leakage current, static current, basic principles of low power design, low power figure of merits. Simulation power analysis: SPICE circuit simulation, Monte Carlo simulation.			
RBT Levels: L2, L3			
Module-2			
Circuit: Transistor and gates sizing, equivalent pin ordering, network restructuring and reorganization, special latch and flipflops, low power digital cell library, adjustable device threshold voltage.			
RBT Levels: L2, L3			
Module-3			
Logic: Gate reorganization, signal gating, logic encoding, state machine encoding, pre-computation logic. Low power Clock Distribution: Power dissipation in clock distribution, single driver Vs distributed buffers.			
RBT Levels: L2, L3			
Module-4			
Low power Architecture & Systems: Power & performance management, switching activity reduction, flow graph transformation. Low power memory design: Introduction, sources and reduction of power dissipation in memory subsystem.			
RBT Levels: L2, L3			
Module-5			
Algorithm & Architectural Level Methodologies: Introduction, design flow, Algorithmic level analysis & optimization, Architectural level estimation & synthesis. Advanced Techniques: Adiabatic computation, Asynchronous circuits.			
RBT Levels: L2, L3			

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

CIE methods/question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:**Books**

- 1) Gary K. Yeap, "Practical Low Power Digital VLSI Design", Kluwer Academic, 1998.
- 2) Jan M. Rabaey, Massoud Pedram, "Low Power Design Methodologies", Kluwer Academic, 2010.
- 3) Kaushik Roy, Sharat Prasad, "Low-Power CMOS VLSI Circuit Design" Wiley, 2000
- 4) A.P. Chandrasekaran and R.W. Brodersen, "Low power digital CMOS design", Kluwer Academic, 1995
- 5) A Bellamour and M Elmasri, "Low power VLSI CMOS circuit design", Kluwer Academic, 1995.

Weblinks and Video Lectures (e-Resources):

1. <https://archive.nptel.ac.in/courses/106/105/106105034/>
2. <https://www.youtube.com/watch?v=TFOO1JAlI2Y>
3. https://www.youtube.com/watch?v=ORtlxpW_LMU

Skill Development Activities Suggested

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/project to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/ fieldwork.
- 4) Accustom to the use of standards/codes etc. to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc. Students and the course instructor/s to involve either individually or in group to interact together to enhance the learning and applications skills of the study they have undertaken. The students with the help of the course teacher can take up relevant technical-activities which will enhance their skill. The prepared reports shall be evaluated for CIEMarks.

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl.No.	Description	Blooms Level
C01	Identify the sources of power dissipation in CMOS circuits.	L1, L2
C02	Perform power analysis using simulation-based approaches and probabilistic analysis	L2,
L3 C03	Use optimization and trade-off techniques that involve power dissipation of digital circuits	L2, L3
L2, L3 C04	Make the power design a reality by making power dimension an integral part of the design process	L2, L3
C05	Use practical low power design techniques and their analysis at various levels of design L3, L4 abstraction and analyze how these are being captured in the latest design automation environments.	L3,

Program Outcome of this course		
Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	P01
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the bachelor's in Electronics & Communication Engineering.	P02
3.	Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	P03
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System on Chip to optimize its performance and excel in industry sectors related to VLSI / Embedded domain.	P04
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	P05

RISC V			
Course Code	MLVS216D	CIE Marks	50
Teaching Hours/Week(L:P:SDA)	3:0:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory	Total Marks	100
Credits	03	Exam Hours	03
Course Learning objectives:			
<ul style="list-style-type: none"> • To study the basics of RISC V architecture. • To understand the RISC-V implementation • To create the datapath in RISC-V. 			
Module-1			
<p>Instructions: Introduction , Operations of the Computer, Operands of the Computer Hardware, Signed and Unsigned Numbers, Representing Instructions in the Computer, Logical Operations, Instructions for Making Decisions, Supporting Procedures in Computer Hardware, Communicating with People, RISC-V Addressing for Wide Immediate and Addresses.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-2			
<p>Instructions continued: Parallelism and Instructions: Synchronization, Translating and Starting a Program, A C Sort Example to Put it All Together, Real Stuff: The Rest of the RISC-V Instruction Set Arithmetic for Computers: Addition and Subtraction, Multiplication, Multiply in RISC-V , Division Divide in RISC-V, Floating-Point Instructions in RISC-V.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-3			
<p>The Processor: A Basic RISC-V Implementation, An Overview of the Implementation, Logic Design Conventions, Building a Datapath, A Simple Implementation Scheme, Overview of Pipelining.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-4			
<p>The Processor continued: Pipelined Datapath and Control, Data Hazards: Forwarding versus Stalling, Control Hazards. How Exceptions are Handled in the RISC-V Architecture, Instruction-Level Parallelism and Matrix Multiply, Large and Fast: Exploiting Memory Hierarchy, Memory Technologies.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			
Module-5			
<p>Large and Fast: Exploiting Memory Hierarchy continued: The Basics of Caches, Virtual Machines, Virtual Memory, Placing a Page and Finding It Again, Page Faults, Virtual Memory for Large Virtual Addresses, Making Address Translation Fast: the TLB, The Intrinsic Fast MATHTLB, Integrating Virtual Memory, TLBs, and Caches.</p> <p style="text-align: right;">RBT Levels: L2, L3</p>			

AssessmentDetails(bothCIEandSEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. Minimum passing marks in SEE is 40% of the maximum marks of SEE. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 50% (50 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

1. Two Unit Tests each of **25 Marks**
2. Two assignments each of **25 Marks** or **one Skill Development Activity of 50 marks** to attain the COs and POs

The sum of two tests, two assignments/skill Development Activities, will be **scaled down to 50 marks**

CIE methods/question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester-End Examination:

1. The SEE question paper will be set for 100 marks and the marks scored will be proportionately reduced to 50.
2. The question paper will have ten full questions carrying equal marks.
3. Each full question is for 20 marks. There will be two full questions (with a maximum of four sub-questions) from each module.
4. Each full question will have a sub-question covering all the topics under a module.
5. The students will have to answer five full questions, selecting one full question from each module

Suggested Learning Resources:

Books:

1. Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition, by David A. Patterson, John L. Hennessy, Elsevier.
2. Digital Design and Computer Architecture, RISC-V Edition by David Harris, Sarah L. Harris. 2021 Morgan Kaufman Publication.
3. Guide to Computer Processor Architecture, A RISC-V approach by Goossens Bernard, Springer International Publishing AG

Weblinks and Video Lectures (e-Resources):

- https://www.youtube.com/watch?v=TVvMPH_P2is&list=PLgzAvj2cYr3qGvecT_PSnKzI5SxECZmI3&index=2,
- https://www.youtube.com/watch?v=BVvDHhG0RoA&list=PL5AmAh9QoSK7Fwk9vOJu-3VqBng_HjGfc

Skill Development Activities Suggested

- 1) Interact with industry (small, medium, and large).
- 2) Involve in research/testing/project to understand their problems and help creative and innovative methods to solve the problem.
- 3) Involve in case studies and field visits/ fieldwork.
- 4) Accustom to the use of standards/codes etc., to narrow the gap between academia and industry.
- 5) Handle advanced instruments to enhance technical talent.
- 6) Gain confidence in modelling of systems and algorithms for transient and steady-state operations, thermal study, etc.
- 7) Work on different software/s (tools) to simulate, analyze and authenticate the output to interpret and conclude.

All activities should enhance student's abilities to employment and/or self-employment opportunities, management skills, Statistical analysis, fiscal expertise, etc. Students and the course instructor/s to involve either individually or in group to interact together to enhance the learning and applications skills

Course outcome (Course Skill Set)

At the end of the course the student will be able to:

Sl.No.	Description	Blo omsL evel
C01	Describe RISC-V instructions and the language of the computer.	L2
C02	Construct a data path and learn more about floating-point arithmetic	L6
C03	Understand Data Hazards and how Exceptions are Handled in the RISC-V L2 Architecture	
C04	Understand the memory mapping techniques	L2

Program Outcome of this course

Sl.No.	Description	POs
1.	Independently carry out research/investigation and development work to solve practical problems related to VLSI Design and embedded systems.	
2.	Demonstrate a degree of mastery over the areas of VLSI Design and embedded systems. The mastery should be at a level higher than the requirements in the	
3.	PO2 bachelor's in Electronics & Communication Engineering. Apply appropriate methodology and modern engineering/IT tools to meet the international standards in the area of VLSI design and embedded systems.	
4.	Acquire competency in areas of VLSI and Embedded Systems, IC Fabrication, Design, Testing, Verification and Integrate multiple sub-systems to develop System On Chip to optimize its performance and excel in industry sectors related to VLSI/Embedded domain.	PO4
5.	Understand impact of professional engineering solutions in societal and environmental contexts and demonstrate the knowledge for sustainable development.	

VLSI Design and Embedded Systems Lab			
Course Code	MLVSL207	CIE Marks	50
Teaching Hours/Week(L:T:P:S)	0:0:4	SEE Marks	50
Credits	02	Exam Hours	03
Sl.NO	Experiments		
PartA:FPGADIGITALDESIGNVLSIFrontEndDesignprograms: Programmingcanbedoneusinganycompiler.DownloadtheprogramsonFPGA/CPLDboardsandusepatterngenerator (32 channelsandlogicanalyzer)/Chipscopepro apartfrom verificationbysimulation			
1	WriteVerilogcodeforthedesignof8-biti. CarryRippleAdderii.CarryLookAhead adder iii.CarrySkip Adder		
2	WriteVerilogCode for8-biti.ArrayMultiplication(SignedandUnsigned)ii.Booth Multiplication(Radix-4)		
3	WriteVerilogcodefor4/8-biti.MagnitudeComparatorii.LFSRiii.ParityGenerator		
4	Develop a Verilog model for a thermostat that has two 8-bit unsigned binary inputsrepresenting the target temperature and the actual temperature in degrees Fahrenheit(°F). Assume that both temperatures are above freezing (32°F). The detector has twooutputs: one to turn a heater on when the actual temperature is more than 5°F belowtarget,andonetoturnacooleronwhentheactualtemperatureismorethan5°Fabove target		
5	DevelopaVerilogmodelofthe7-segmentdecoder,exerciseatestbench,synthesizeand dotheinitialtimingverificationwithgatelevelsimulation.		
6	DesignaMealyandMooreSequenceDetectorusingVerilogtodetectSequence.Eg11101 (withand withoutoverlap)anysequencecanbespecified.		
PartB:ARMCortexM3Programs- ProgrammingtobedoneusingsuitableCADtoolanddownloadtheprogramontoaM3evaluationboard .			
7	WriteanAssemblylanguageprogramtocalculatethesumanddisplaytheresultfortheadditionof firsttennumbers.SUM =10+9+8+.+1		
8	WriteaEmbedded Cprogramtooutputthe“HelloWorld”messageusingUART		
9	WriteaEmbedded Cprogram i. to operateabuzzer ,ii. tocontrolsteppermotorusing CortexM3		
10	WriteaEmbedded Cprogram to generate PWM (Using the Internal PWM module of ARM controller)and vary its duty cycle.		
11	WriteaEmbedded Cprogram for interfacing a DAC and generate (Triangular and Square) waveforms.		
12	WriteanAssemblylanguageprogramtostoredatainRAM		
Courseoutcomes(CourseSkillSet): Attheend ofthecoursethestudentwill beableto: 1. UnderstandthefeaturesofCADtoolinVLSIdesign. 2. Designandverifythebehaviorofdigitalcircuitsusingdigitalflow 3. Verifythedesignusing alogicanalyzer 4. Analysephysicaldesign			

5. Develop Assembly language programs and C language programs for different applications using ARM-CortexM3Kit and Keil uVision-4 tool.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 50% of the maximum marks. A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 40% of maximum marks in the semester-end examination (SEE). In total of CIE and SEE student has to secure 50% maximum marks of the course.

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with an observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Records should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- **Total marks scored by the students are scaled down to 30 marks** (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 01 tests for 100 marks, test shall be conducted after the 14th week of the semester.
- In test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability.
- **The test marks is scaled down to 20 marks** (40% of the maximum marks).

The sum of **scaled-down** marks scored in the report write-up/journal and marks of test is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University.

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions slot prepared by the internal / external examiners jointly.

Evaluation of test write-up/conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in-60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 10% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Suggested Learning Resources:

Reference book: Peter J. Ashenden Digital Design (Verilog): An Embedded Systems Approach Using Verilog 1st Edition, Kindle Edition