-
č
¥
ğ
듶
(D)
5
<u>a</u>
and Timing
₫.
ŭ
2
Ť
of the C
0
9
ONLINE
Z
Ш
5
П
4
5
D
SE
7
RIE
S

Brief Description

Proposed Dates | Timings

SI. No.

Title of Webinar

	10	9	8	7	თ	Ch	4	ω	2	-	
9	Timing & Power Signoffs in PD flow	Physical Design flow - Clock Tree Synthesis, P & R	Physical Design flow - Floor Plan, Power Plan - Industry F	Physical Implementation flow in ASIC : Guidelines for SoC Designs	Design for Testability (DFT) - Evolution and DFT Its Strategly for designs	Role of Formal verification and Linting in ASIC Design Fflow	ASCI Logic Synthesis and Pre-Layout Timing Analysis	Advanced Verification - SystemVerilog and UVM - k Need and How to get started ?	ASIC Front End Design and Verification	ASIC Design - Evolution, Current Trends, Career Opportunites & Research Avenues for Engineers	Vi
	Timing Sign offs using Cadence Tempus, Power Signoffs - Challenge in contemporary designs; Running Power Signoff using Cadence Voltus/Joules; ANSYS Redhawk flow	Fundamentals of Clock Tree Synthesis; Automatic P & R - Algorithms in EDA Tools, Running CTS & P & R using Cadence Innovus, Tempus	Physical Design flow - Floor Plan, Power Plan - Industry Floor plan and Power Plan - Guidelines; Running Floor-plan and Power Plan perspective	Synthesis and Pre-Layout Timing Signoffs, Physical Implementation flow for Industry grade SoC Designs, Guidelines & Best Practices in SoC Designs	Importance of DFT, DFT Strategies for Designs - LBIST, MBIST, Scan & Insertion; How to run a basic DFT checks using Cadence Modus tool flow	Role of Formal Verification & Linting in ASIC Design, How to perform Formal Verification and Linting Checks using Cadence Jasper	Synthesis and Simulation Mismatches in RTL Design - Guidelines for good design; RTL Synthesis using Cadence Genus	Challenges and Limitations of HDL as Verification Langauge, SystemVerilog based Verification- Case study, UVM; SV & UVM based simulation of a case study usingg Cadence Incisive Enterprise Simulator & Xceilium	Architecture, Micro Architecture, Design Entry approaches, RTL Design & Simulation, Role of Functional Verification in ASIC flow, Verilog based Verification; Design Entry, Functional Simulation and Analysis using Cadence Incisive Enterprise Simulator and Xcelium	ASIC Design Methodologies - Full custom, Semicustom; Industry Demography-Product, OEM, Indian Design Houses; Fab & Fabless companies; Product & IP Development industries; Industry evolution, Job opportunites and Skill demands	VLSI (ASIC - Concept to Chip Tapeout)
	7 th Oct 2020	3 rd Oct 2020	30 th Sep 2020	25 th Sep 2020	23 rd Sep 2020	18 th Sep 2020	15 th Sep 2020	11 th Sep 2020	9 th Sep 2020	4 th Sep 2020	
	6pm – 8pm	6pm – 8pm	6pm – 8pm	6pm – 8pm	6pm – 8pm	6pm 8pm	6pm 8pm	6pm – 8pm	6pm – 8pm	6pm – 8pm	

Spec to an Electronic Product, Role of Mechanical Design in Electronic/IC Electronic System Design and Product Focus - How to Systems, Thermal Analysis (IC/System Level), PCB Prototyping and Product shape to your design ideas Proof of Concept: How you can support your industry echo system in your
Electronic System Design beyond Hardware; Advanced Analysis using OrCAD Pspice and PCB; Concept of Signal Integrity /Power Integrity - Pre and Post Layout Analysis using OrCAD PCB SI/Sigrity
Electronic System Design - Industrial Flow, Spec to Gerber - Detailed flow, Concept of Power/Timing Budget, BOM, Component Selection, Electronic Circuit Design and Simulation using OrCAD Pspice
Electronic System Design - Evolution, Need of Modern Day Electronic System Design, Challenges and Opportunities
Electronic System Des
Concept to Silicon- What, Why work into Silicon/System Proof Echo System - Foundry Tie-up,
Analog & Mixed Signal Design - Guidelines and Design using Cadence Virtuoso Layout Editor and Layout Simulation using Spectre
Building Analog Cells for SoC Designs; Technology Nodes of Industry focus; Schematic Design, Simulation & Analysis using Cadence Virtuoso and Spectre
Standard Cell Design - Industry practice; Schematic Design, Simulation & Analysis using Cadence Virtouso and Spectre
Full Custom IC Design - Digital and Analog, Requirements and flow; Cadence Virtuoso & Spectre features and capibilities, Need for Library Characterization and Cadence Liberate for Library Chracterization

