MODEL QUESTION PAPER

DEPARTMENT OF ELECTRONICS ENGINEERING (VLSI DESIGN AND TECHNOLOGY). Verilog HDL (BVI 304)

		Module -1	RBL	CO's	Marks	PO's
1	а	Discuss the importance of HDLs in digital design. Mention	L1	1	5	1,2
		the two important HDLs				
	b	With the neat flow diagram Explain the designing	L2	1	8	1,2
		of VLSI Integrated circuits.				
	с	With the Example Explain the different Design methodologies in	L2	1	7	2,3
		VLSI chip Design.				, –
		OR				
2	а	What is Design hierarchy in Chip design? Discuss the designing of	L3	1	8	1,2,
	-	Four bit Ripple counter by adopting design hierarchy.	-		_	3
	b	Design a Verilog model, A 4-bit ripple carry adder (Ripple Add)	L3	1	7	1,2,
		contains four 1-bit full adders.				3
		i) Define the module FA. Do not define the internals or the				
		nal list.				
		ii) Define the module Ripple_Add. Do not define the internals or				
		the terminal list.				
		Instantiate four full adders of the type FA in the module				
		le_Add and call them fa0, fa1, fa2 and fa3.				
	С	What is module in Verilog? Write a module definition for the	L1,	1	5	1,2
		following in Verilog . 1) 4:1 Multiplexer 11) Half adder	L2			
		Module-2				
3	а	If A ,B and C are the three unsigned variables with A=11110000,	L2	2	3	1,2
		B=01011101 and C=00000000 find the value of				
		i) ~ B ii) B<<2 iii) { A,B }				
	b	Write the following numbers:	L1	2	4	1,2
		a) Decimal number 123 as a sized 8-bit number in binary. Use_for				
		readability.				
		b) A 10-bit nexadecimal unknown number with all x s.				
		c) A 4-bit negative 4 in decimal. Write the 2's complement form for this number				
		d) An unsized hex number ABCD				
	c	What is Simulation? With the block diagram explain how to	11	2	6	12
	C	instantiate design block in to the stimulus block.	12	2	U	1,2
	Ь	Write and explain the design hierarchy for SR Latch Simulation	11	2	7	12
	ŭ	white and explain the design metaleny for bit Eaten onnatation.	12	2	,	10
		OR				10
1	2	Discuss the following date types with example in Verilog HDI	12	2	8	12
4	a	i)Nets ii)Registers iii) arrays iy) Real y) Integers yi) Memory	LZ	2	0	1,2,
	h	Describe the following variables in Verilog:	12	2	6	12
	~	a) A 32-bit storage register called address. Bit 31 must be the most		-	Ũ	1,2
		significant bit. Set the value of the register to a 32-bit decimal				
		number equal to 3.				
		b) An array called delays. Array contains 20 elements of the type				
		integer.				
		c) A memory MEM containing 256 words of 64 bits each				
	С	Declare a top-level module stimulus. Define REG_IN(4-bit)and	L2	1,2	6	1,2,
		CLK(1-bit) as reg register variables and REG OUT(4-bit)as wire.				3

MODEL QUESTION PAPER

DEPARTMENT OF ELECTRONICS ENGINEERING (VLSI DESIGN AND TECHNOLOGY). Verilog HDL (BVL304)

		$I_{instantiate the medule shift mean 1 and 1$		1		
		Instantiate the module shift reg and call it sr1.1) Connect the ports				
		by ordered list. 11) Connect the ports by name list.				
-	1		1.4			1.2
5	а	Design 4:1 Multiplexer using basic Gates. Write the gate	L1,	3	8	1,2
		level modeling to implement the same.	L1			
	b	With the logic symbol and truth table discuss how to instantiate	L2	3	6	1,2
		butito and notito using Verilog HDL.		_		
	С	Discuss the following delays with example i) Rise delay ii) Fall	L1	3	6	1,2,
		delay 111) Turn off delay				10
	1	Or			1	
6	а	Design a logic diagram to implement the expression	L2	3	6	1,2
		Y = (A+B).C assume that delay of each gates is 4 time units .				
		write the Verilog model and stimulus to implement the same.				
	b	Discuss the following with Example .	L2		6	1,2
		i) Regular Assignment Delay				
		ii) Implicit Continuous Assignment Delay				
		iii) Net Declaration Delay				
	с	Design and write the Logic diagram to implement full adder.	L1,	3	8	1,2,
		Write the gate level modeling to implement the same.	L2			10
	1	Module-4				
7	а	Discuss the following Verilog Statement with Example	L2	3	9	1,2,
		i) if-else statement ii) case statement iii)For loop iv)forever loop				3
		v) Initial statement				
		vi) always statement				
	b	Discuss the Blocking and Non Blocking statements with example.	L2	3	4	1,2
	с	Write a Verilog description to implement four bit Binary counter	L2	3	7	1,2,
		with asynchronous reset				10
		Or				
8	а	Write a Verilog Description to implement D-Flip-Flop and JK Flip-	L2	3	6	1,2,
		Flop.				3
	b	Explain the difference between task and Functions in Verilog	L2	4	6	1,2
	С	Define a task to compute factorial of a four bit number. The output	L3	4	8	1,2,
		is a 32 bit value .The result is assigned to the output after a delay of				3,10
		10 time units.				
	1	Module-5				
9	а	What is Logic Synthesis ? With the flow diagram discuss the	L3	1,3	8	1,2
		Computer aided Logic Synthesis process.				
	b	Derive a synthesis output for the Verilog HDL code	L3	1,3	5	1,2,
		assign out = $(a \& b) c$				3
	С	With the flow diagram explain the Logic Synthesis from RTL to	L1	1,4,	7	1,2
		gate level netlist.		5,6		
		or				
10	а	What is Value change dump file (VCD)? Explain the Designing	L3	4	8	1,2
		and analysis of simulation with VCD file.				
	b	Write a synthesis output for the Verilog code assign out = (s) ? i1:	L3	4	6	1,2,
		i0 ;				3

MODEL QUESTION PAPER DEPARTMENT OF ELECTRONICS ENGINEERING (VLSI DESIGN AND TECHNOLOGY). Verilog HDL (BVL304)

С	Write the Gate level net list for the RTL code	L3	5	6	1,2,
	assign { sum, cout } = $a + b + cin$				10